

Debugging Parallel RapidIO Designs with the Agilent 16700 Series Logic Analysis System

Application Note 1436

Who should read this application note?

This document is for designers of digital systems incorporating parallel 8-bit RapidIO interconnections such as internet routers, DSL access multiplexers, wireless base stations, and defense and medical imaging applications. It describes the procedure for debugging systems incorporating RapidIO parallel interconnects using the Agilent 16700 Series logic analysis system. The designer is guided through the process of probing the RapidIO links, analyzing signal integrity using the eye scan capability of the 16760A logic analyzer, and performing bus analysis and protocol decode using the N4215A software tool set for RapidIO.

The Agilent products in this application note include an E5387A soft touch, connectorless probe, a low-load, differential 17-channel adapter for the 16760A logic analysis module. The 16760A offers interchangeable probing front ends to support a wide range of debug and validation applications for embedded microprocessor and microcomputer-based designs. The N4215A software tool set provides text-based decoding of data captured by the 16760A module and a specialpurpose trigger library, which enables RapidIO protocol triggering and real-time filtering of Idle control symbols.

These tools also work for 16-bit parallel RapidIO implementations at speeds of up to 1.5 Gb/s (750 MHz clock double data rate or DDR). This application note describes only the setup for parallel, not serial, 8-bit implementations running at speeds of up to 800 Mb/s(400 MHz DDR). Note the distinction between bit times (shown as Mb/s or Gb/s) and clock rates (shown as MHz). For most of this document, speeds will be referred to in bit times, not in clock rate. The bit times are also "per channel", not an effective total throughput.

For information regarding probing design guidelines for speeds up to 1.5 Gb/s, please contact your Agilent representative, who will put you in touch with an application engineer.

RapidIO overview

RapidIO is a chip-to-chip interconnect standard that was developed by a consortium of companies known as the RapidIO Trade Association. The interconnect is designed for high-speed I/O with low latency for use in control operations in the communications industrysuch as internet routers, DSL access multiplexers, and wireless base stations-and defense and medical imaging applications. Many other high-speed interconnects are designed for optimal data transmission speed, but these are less useful in control applications because large data transmissions prevent quick responses to short control messages. RapidIO is a point-topoint, packet-switched connection, unlike past control buses such as PCI. For this reason, system topologies must incorporate some kind of switching fabric to accommodate linking to multiple devices.



Figure 1 shows an example system design incorporating RapidIO links in an internet protocol (IP) router. A single system controller communicates to packet forwarding cards and a packet switch fabric subsystem through a RapidIO switch.

Using E5387A soft touch connectorless probing

The Agilent E5387A soft touch connectorless differential probe combines second-generation probing technology with the lowest intrusion logic analysis probe currently in the market place. This technology produces tremendous improvement in probe-to-printed circuit board (PCB) connection reliability, a 4x reduction in required area for a probing connection, and true differential flow-through signal routing. All of these attributes produce a probe that is perfectly matched to the needs of highspeed interconnect measurement.

To better understand the soft touch probing technology, see Figure 2. Two rows of compliant spring pins connect with pads laid down on the surface of the PCB. These contacts provide an extremely low probe load (< 0.70 pF per channel), and make a good electrical connection with a small amount of compression force on a variety of standard PCB platings. Additionally, the pin contact points are free from the contamination effects that plague other connectorless probing technologies.

The probe is attached to the PCB via a retention module (middle of Figure 2), which ensures pin-topad alignment and provides the



Figure 1. Example IP router design with RapidIO interconnects



Figure 2. Connectorless E5387A probe and retention module for RapidIO

screw holes to hold the probe in place. The retention module makes NO electrical connection to circuit traces and is not to be confused with a connector. The E5387A probe includes five retention modules. Additional retention modules can be ordered separately.

On the E5387A probe footprint, the + and – connections for each

signal are arranged across from each other (+ signals in one row, and – signals directly across in the other row). It is very easy to route differential signals with either pair polarity orientation while maintaining constant differential spacing. The pinouts shown in Table 1 are designed with RapidIO in mind; the clock signal is in the center of the data bus, not on the outer edge.



Figure 3. Probe connection locations



Figure 4. Recommended RapidIO board routing for probe connection

Therefore it is extremely simple to route a RapidIO bus through this footprint when using devices that comply with the RapidIO Interconnect Specification (see http://www.RapidIO.org for more information).

Due to the switched connections between subsystems, there is no longer a single probing point from which all control traffic can be seen. There are two debug strategies possible for such a system: an extra port on the RapidIO switch can be dedicated to debug purposes, or probe connections can be made on all of the possible links. The former is easier to implement, but the latter makes it possible to see multiple traffic streams simultaneously.

Using an extra switch port as a debug port, traffic between any

source and destination device can be routed to the probe. The advantage to this strategy is you minimize board space used by probing locations and have the option of seeing traffic from different devices. Another advantage is that problems associated with capacitive probe loading are eliminated because the logic analyzer acts as the receiver of the data, instead of as a passive probe placed between sender and receiver. The disadvantage is that you can only see traffic from one link at a time and only from one direction of that link; because the debug port is a bi-directional link, only one side of that port can send traffic to the logic analyzer.

By probing multiple locations around a switch fabric, you can analyze data flow throughout the system. Multiple acquisition cards can also capture data simultaneously from multiple probe locations for a timecorrelated view of the whole system, rather than just one link.

The best place to locate probes is as close as physically possible to the receiving device's termination. This enables the effects of the circuit board transmission lines to be measured with eye scan, and also minimizes the level of signal reflections seen at the probe. Figure 3 indicates where to locate probe connections on the example system from Figure 1. When probing signals between a sender and receiver, you must consider the effect of the probe on the signal. Figure 6 shows the electrical load model for the E5387A probe.



Notes:

- 1. Must maintain a solder mask web between pads when traces are routed between the pads on the same layer. Soldermask may not encroach onto the pads within the pad dimension shown.
- Via in pad not allowed on these pads. Via edges may be tangent to pad edges as long as a solder mask web between vias and pads is maintained.
- 3. Permissible surface finishes on pads are HASL, immersion silver, or gold over nickel.

Figure 5. Mechanical footprint for E5387A soft touch, connectorless probe



Figure 6. Electrical load model for E5387A probe

- 4. Footprint is compatible with retention module, Agilent part # 16760-68702.
- Retention module dimensions are 34.04 mm x 7.01 mm x 4.98 mm tall relative to the top surface of the PDB. Retention pins extend 4.32 mm beyond the bottom surface of the RM through the PCB.
- 6. Assume normal artwork tolerances for pad size dimensions.

PAD#	Pod Input	RapidI0	PAD#	# Pod Inp
A1	nD0	(-) N/C	B1	D0
2	nD1 (-)	N/C	B2	D1 (+) ľ
3	Ground	N/C or GND	B3	Ground
1	nD2 (-)	N/C	B4	D2 (+)
5	nD3 (-)	N/C	B5	D3 (+)
6	Ground	Ground	B6	Ground
7	nd4 (-)	TD0/RD0 (-)	B7	D4 (+)
8	nD5 (-)	TD1/RD1 (-)	B8	D5 (+)
\9	Ground	Ground	B9	Ground
10	nD6 (-)	TD2/RD2 (-)	B10	D6 (+)
411	nD7 (-)	TD3/RD3 (-)	B11	D7 (+)
12	Ground	Ground	B12	Ground
.13	nCLOCK (-)	nCLOCK (-)	B13	CLOCK
14	Ground	Ground	B14	Ground
15	nD8 (-)	TD4/RD4 (-)	B15	D8 (+)
6	nD9 (-)	TD5/RD5 (-)	B16	D9 (+)
417	Ground	Ground	B17	Ground
A18	nD10 (-)	TD6/RD6 (-)	B18	D10 (+)
19	nD11 (-)	TD7/RD7 (-)	B19	D11 (+)
20	Ground	Ground	B20	Ground
21	nD12 (-)	FRAME (-)	B21	D12 (+)
22	nD13 (-)	N/C	B22	D13 (+)
23	Ground	Ground	B23	Ground
424	nD14 (-)	N/C	B24	D14 (+)
425	nD15 (-)	N/C	B25	D15 (+)
426	Ground	N/C or GND	B26	Ground
427	N/C	N/C	B27	N/C

PAD#	Pod Input	RapidIO
B1	D0	(+) N/C
B2	D1 (+) N/C	
B3	Ground	N/C or GND
B4	D2 (+)	N/C
B5	D3 (+)	N/C
B6	Ground	Ground
B7	D4 (+)	TD0/RD0 (+)
B8	D5 (+)	TD1/RD1 (+)
B9	Ground	Ground
B10	D6 (+)	TD2/RD2 (+)
B11	D7 (+)	TD3/RD3 (+)
B12	Ground	Ground
B13	CLOCK (+)	CLOCK (+)
B14	Ground	Ground
B15	D8 (+)	TD4/RD4 (+)
B16	D9 (+)	TD5/RD5 (+)
B17	Ground	Ground
B18	D10 (+)	TD6/RD6 (+)
B19	D11 (+)	TD7/RD7 (+)
B20	Ground	Ground
B21	D12 (+)	FRAME (+)
B22	D13 (+)	N/C
B23	Ground	Ground
B24	D14 (+)	N/C
B25	D15 (+)	N/C
B26	Ground	N/C or GND
B27	N/C	N/C

Table 1. Pinout table showing suggested 8-bit RapidIO connection to E5387A probe

.SUBCKT ProbeLoadE5387A %"Sig0" %"Sig1" # # # revA2: 20 Jul 2002 # **# BASED ON IN-CIRCUIT MEASUREMENTS MADE WITH** AGILENT 8753E 6 GHz NETWORK # ANALYZER AND AGILENT 54750A TDR/TDT USING 50 OHM TEST FIXTURE # accurately models probe load out to 6 GHz *#* including probe resonance # 50 ohm trace-width = pad-width, routed through pad. SMT PADS NOT INCLUDED. # # 3-pin model with coupling between signal pairs. (see pinout) # Signal pairs are lightly coupled for the following data pairs: # D0,D1 D2,D3 D4,D5 D6,D7 D8,D9 D10,D11 D12,D13 D14,D15 # Signal pairs are isolated from other signal pairs and clock by ground # Cm12 %Sig0 %Sig1 0.070pF L11 %Sig1 %890 1.0nH C12 %890 %919 0.250pF Rgnd1 %919 %0 0.5 L12 %890 %904 1.0nH Rtip1 %904 %903 20K Cshnt1 %904 %903 0.35pF Rtrm1 %903 %905 75 Vtrm1 %905 %0 DC 0.75V Lpin21 %Sig0 %911 1.0nH C22 %911 %920 0.250pF Rgnd2 %920 %0 0.5 Lpin22 %911 %909 1.0nH Rtip2 %909 %910 20K Cshnt2 %909 %910 0.35pF Rtrm2 %910 %912 75 Vtrm2 %912 %0 DC 0.75V .ENDS ProbeLoadE5387A

Figure 7. Spice subcircuit model for testing probe loading

6

🗙 RapidIO Analyzer - 128M Sample 1500Mb/s State/800MHz Timing B
File Window Advanced Help
Sampling Format Eye Scan Calibration
Analyzer: RapidIO Analyzer] 🔽 On
\diamond Timing Mode – Asynchronous sampling clocked internally by analyzer
\diamondsuit State Mode $$ - Synchronous sampling clocked by the Device Under Test
Eye Scan Mode - Scanned time and voltage eye diagram measurements, synchronous sampling clocked by the Device Under Test
-Eye Mode Controls
800 Mb/s Eye Scan 👤
Clock Setup
Pod B1
Clock J
Activity _
Master <u>Jt</u> => Jt
Close

Figure 8. Sampling configuration of 16760A logic analyzer using both rising and falling clock edges

🗙 🛛 RapidIO Analyzer - 128M Sample 1500Mb	o/s State/800MHz Timing B					
File Window Edit Options			Help			
Sampling Format Eye Scan Calibration						
Pod Assignment	Data On Clocks BB	Pod B1				
Channels	Clk Thresh	Differential				
MSB LSB	‡ J	**************** 15 87 0				
Frm [B1[12] +		*				
Data [B1[11:4] +		••••******				
Apply		Close				

Figure 9. Format menu connecting bus signals to logic analysis pods and channels

Basic logic analyzer configuration

Once your probing connection is made, it's time to set up the logic analyzer. Because each RapidIO connection is comprised of two unidirectional links that operate with independent clocks, two separate 16760A logic analysis modules are required (if visibility in only one direction is sufficient, you can use a single module).

First, configure the sampling of the analyzer to use both rising and falling edges of the clock (see Figure 8). The double-edge clocking can be set in either State Mode (for synchronous data acquisition) or in Eye Scan Mode (for eye diagram measurements).

Next, configure the format of the logic analyzer (i.e., which bus signals connect to which pod and channel). If you follow the recommended pinouts from this document, your Format menu should look like Figure 9.

Note how RDAT[7:0] map to D1[11:4] (pod 1 of slot D), the middle 8 bits of the pod. Also note that this bus is labeled as the Receive link by prefacing the FRM and DAT labels with an R. The same settings apply to the Transmit link.

Examining signal integrity with eye scan

Eye scan is a recent advancement in logic analysis technology from Agilent. Using a 16760A module, input signals can be measured with 1 mV and 12 ps resolution to produce a comprehensive view of the entire interconnect. Eye scan technology is much faster than traditional scope-based signal integrity testing for validating that high-speed signals are correctly functioning. You no longer have to worry about wasting time debugging logical problems to find that the problem is a parametric or signal integrity one. Signal integrity regression testing of prototypes is now possible so that any change in system hardware or software can be quickly validated before logical testing.

To use eye scan with your RapidIO interconnect, first set your analyzer to eye scan mode in the "Sampling" tab of the setup window. Next, press the "Run" button, as shown in Figure 10.

8



Figure 10. Setup for eye scan mode with arrow pointing to start button

You will begin collecting eye diagrams on all the signals of your RapidIO link simultaneously. The default settings run at fairly low resolution (50 ps steps in time by 50 mV steps in voltage) for a quick view.

Depending on the location of your probe, you may see reflections like the ones shown in Figure 11. The closer you place your soft touch probes to the receiving device, the better the picture. Consult the application note Designing High-Speed Digital Systems for Logic Analyzer Probing, publication number 5988-2989EN, at http://literature.agilent.com/ litweb/pdf/5988-2989EN.pdf, for further information on optimizing your design for probing.

You can either view multiple overlays of data bus eyes or individual signals. For a high resolution view, the measurement resolution can be adjusted down to 10 ps and 10 mV steps. You can also choose to integrate each pixel for longer periods of time to capture very infrequent occurrences. Please see application note 1382-8 Saving Time with Multiple-Channel Signal Integrity Measurements, publication number 5988-5409EN, at http://cp.literature.agilent.com/ litweb/pdf/5988-5409EN.pdf, for more information about eye scan.

Bus analysis and protocol decode

Using the N4215A software analysis tool set, you can decode RapidIO control symbols and packets as well as check for data integrity using the control symbol 16-bit complement and the packet CRC methods defined in the RapidIO specification.

First, as shown in Figure 12, configure the analyzer to run in "State Mode" (State Mode is synchronous sampling using the bus clock).



Figure 11. Eye diagrams collected on all signals simultaneously

🗶 RapidIO Analyzer - 128M Sample 1500Mb/s State/800MHz Timing B	
File Window Advanced	Help
Sampling Format Trigger Symbol Calibration	
Analyzer: RapidIO Analyzer] 🔽 On	
\diamond Timing Mode $$ - Asynchronous sampling clocked internally by analyzer	
State Mode - Synchronous sampling clocked by the Device Under Test	
Eye Scan Mode - Scanned time and voltage eye diagram measurements, synchronous sampling clocked by the Device Under Test	State mode
-State Mode Controls	acquisition and
800 Mb/s / 64M State	rising and falling
Acquisition Depth 64M	
Clock Setup	
Mode: Periodic clock 🛓 Pod B1	
Sampling Positions	
Master <u>H</u> => J1	
Close	

Figure 12. State mode configuration showing sampling on rising and falling clock edges

% Sampling Positions B - RapidIO Analyzer	
File Window EyeFinder Results	Help
800 Mb/s / 64M State	
Run Eye Finder Measurement Completed	
Sampling Positions Eye Finder Setup File Info	
Clock <u></u>	
Sampling Position -3 ns -2 -1 0 1 2	. 3
Frane (1 channel) 🚽 -1.34 ns avg 🕨	
Frame [0] < -1.34 ns	3
Data (8 channels) 🚽 -1.43 ns avg 🕨	
Data [0] < -1.48 ns	3
Data [1] < -1.34 ns	3
Data [2] < -1.37 ns	3
Data [3] 🚽 -1.50 ns 🕨	3
Data [4] 🚽 -1.45 ns 🕨	3
Data [5] 🚽 -1.38 ns 🕨	3
Data [6] 🚽 -1.53 ns 🕨	3
Data [7] 🚽 -1.41 ns 🕨	3
Stable Sampling Position Suggested Position from Eye Finder	

Figure 13. "Run Eye Finder" computes the data stable regions relative to the clock edges and automatically configures the sampling positions for each bus channel



Figure 14. Setup for N4251A software analysis tool set for RapidIO



Figure 15. Configuration button for bus definition

Note the logic analyzer is sampling on both rising and falling edges of the clock. Now set the sampling positions relative to the clock edge. At high speeds, the analyzer's default settings probably aren't correct. Click on the "Sampling Positions" button and "Run Eye Finder". This will compute the data stable regions relative to the clock edges and automatically configure the sampling positions for each bus channel. Note that for eye finder to properly measure the data stable regions, the target bus must have some traffic running across it, even if it consists of simple Idle control symbols.

Next, run the analyzer to capture some traffic. Triggering on "Anything" should be the default setting, so if this is your first run you do not need to change any trigger settings.

If the N4215A software is properly licensed, you can set up the tool set in the Workspace window, as shown in Figure 14.

Note the RapidIO icon in your "Toolsets" palette on the left side of the Workspace window. If you don't see it, you may not have licensed the software. If you didn't purchase the N4215A software with a new 16700 Series logic analysis system, you need to install it before licensing. Use "demo" as a license password for a free 30-day trial period.



Figure 16. Bus selector setup

★ Listing								
File Window Edit Options Invasm Source						Help		
0	ioto Markers	∃ Sear	ch Ì (Comments Analysis Mixed Signal				
	riggor Bogi		ad G	1 62				
	LIREE DeBT							
G	oto Time 🛓	0 s		+ Goto				
	Time	Enome	Detel	DV	[RedCPC	RedCet 1	f	
	TTIlle	Frame	Data	<u></u>	Badere	Dauchti		
	Relative	Binary	Hex	Text	Binary	Binary		
	1.609 ns	0	٥F	Payload (Write Class)	0	0		
	1.610 ns	0	B2	CRC: 0xb253 (GOOD)	0	0		
	1.609 ns	0	53		0	0		
	1.609 ns	0	00	Logic O Pads	0	0		
	1.610 ns	0	00		0	0		
<u>61</u>	1.609 ns	.1	_14	RapidIO (32-bit addressing)	<u></u>	•		
	S = 0 Binary (Packet)							
				AckID = 1 Decimal				
	1,609 ns	1	45	Prio = 1 Hex	0	0		
	Iransport lype = 0 Hex (8-bit device IDs)							
				Formatlype = 5 Hex (Write Class)				
	1.610 ns	1	00	Destination ID = 00 Hex	0	0		
	1.609 ns	1	01	Source ID = 01 Hex	0	0		
	1,610 ns	1	4U	Write Ulass	0	0		
				HeiteSize = d Hey				
	1 609 pc	1	29	$\frac{1}{10000000000000000000000000000000000$	0	0		
	1.609 pc	1	00	Address[31+3] = 00000000 Hex (Av0000000)	õ	ò		
	1 610 ps	1	00	Hadr 055F01.01 - 0000000 Hex (0X0000000)	ó	ò		
62	1.609 ps	ò	80	Packet Accepted (AckID = 0 Buffer Status = 12)	õ	õ		
94	1.609 ns		60		••••••••••••••••••••••••••••••••••••••	0		
	1.610 ns	0	ZE	ControlWordComplement: 0x7f9f (GOOD)	ò	0		
	1.609 ns	0	9F		0	0		
	1.610 ns	0	00		0	0		
	1.609 ns	0	00	WordPtr = 0 Binary	0	0		
				Xamsbs = 0 Hex				
	1.609 ns	0	00	Payload (Write Class)	0	0		
	1.610 ns	0	00	Payload (Write Class)	0	0		
	1.609 ns	0	10	Payload (Write Class)	0	0		

Figure 17. Listing window

Next, perform basic setup by clicking on the "RapidIO Tool" icon to bring up the setup menu. Clicking on the "Process Bus" icon (which says "No Bus Selected" by default, as shown in Figure 15) enables you to configure the bus definition. Clicking on the bus button brings up the bus selector.

Edit the bus so that the Frame signal is FRAME and the Data Bus is DATA (see Figure 16). Select your protocol based on your system addressing type (32, 48, or 64-bit addressing, not counting the extended address bits).

Click "OK" in the Bus Editor, "OK" in the Bus Selector, and "Apply" in the RapidIO Tool setup window, and go look at the Listing window shown in Figure 17.

On a state-by-state basis, the bus traffic is decoded. In the case shown in Figure 17, you can see an NWRITE packet being transmitted but temporarily paused to send a Packet Accepted control symbol. You can search for BadCRC=1 (for a bad packet CRC) or BadCntl=1 (for a bad Control-Word Complement) using the search capability of the Listing tool. You can also configure the tool to filter the display to show only control symbols, only packets, etc.

🗙 RapidIO Analyzer - 128M Sample 1500Mb/s State/800MHz Timing B					
File Window Edit Options Clear Help					
🕞 🕞 📰 🔳 📲 🖁 🖌 🞏 Glouble-click) or push "Replace" to use the current function					
Sampling Format Trigger Symbol Calibration Trigger Functions Settings Default Storing Save/Recall 16760 State, RapidIO State Find 2 patterns in eventual sequence Find 4 patterns in eventual sequence This function allows triggering on the first 32 bits of a RapidIO Find 4 patterns in eventual sequence Find 4 patterns in eventual sequence This function allows triggering on the first 32 bits of a RapidIO Find 4 patterns in eventual sequence Find 4 patterns in eventual sequence This function allows triggering on the first 32 bits of a RapidIO Find 7 patterns in eventual sequence Find 4 patterns in eventual sequence This function allows triggering on the first 32 bits of a RapidIO Find 7 patterns in eventual sequence Find 7 apatterns in eventual sequence This function allows triggering on the first 32 bits of a RapidIO Find 8 patterns in eventual sequence Find 8 patterns in eventual sequence This function allows triggering on the first 32 bits of a RapidIO Find 8 patterns in eventual sequence Find 8 patterns on a single label, a flag bit, or a main first 32 bits of a RapidIO Find 8 patterns in eventual sequence Find 8 patterns on a single label, a flag bit, or a main first 32 bits of a RapidIO Find 8 patterns in eventual sequence					
Replace					
Trigger Sequence FIND RAPIDIO PACKET/DON'T STORE IDLES On bus RX Store Everything If Anything then Trigger and fill memory					
Help Close					

Figure 18. Trigger menu in logic analyzer setup window

File Window Edit Options Clear Hel					
😂 🔃 🔲 🔳 🐮 🖌 🗯 🖉 🕼 🕼					
Sampling Format Trigger Symbol Calibration					
Trigger Functions Settings Default Storing Save/Recall 16760 State, RapidIO State					
Find 2 patterns in eventual sequence Find 3 patterns in eventual sequence Find 4 patterns in eventual sequence Run until user stop Find RapidIO Packet/Don't Store Idles					
Replace					
Trigger Sequence					
FIND RAPIDIO PACKET/DON'T STORE IDLES					
On bus RX Store Everything					
If Any Packet Event Edit Events					
then Trigger Anything New Event					
Pattern Any Packet					
Flag					
Arm in from IMB Close					

Figure 19. "New Event" button for setting triggers on specific packet or control symbol protocols

Real-time filtering of Idles and protocol triggering

The N4215A tool set also provides a 16760A trigger macro that performs real-time filtering of Idle control symbols. On an 8-bit bus, an Idle control symbol is actually a 4-byte (i.e., 4-clock) pattern, so store qualification (i.e., real-time filtering) is a challenge. But you can meet this challenge with the help of these tools.

Go back to the Trigger menu in the logic analyzer setup window, as shown in Figure 18.

Select the bus that you defined in the decode tool for the "On bus" button. On the button next to "Store", you can store "Everything", or "Everything but Idles". Now, if you have very sparse traffic, you won't waste 99 percent of that 64 Msample buffer on Idle time.

The trick for the bus analysis software becomes keeping track of how many Idles are not stored; if an Odd number of Idle symbols aren't stored, the "toggling" FRM bit won't toggle in the acquired data. That's not a problem for the N4215A tool set because a State Counts acquisition determines how many Idles are filtered out of the capture.

Next, from a protocol perspective, you can set triggers on specific packets and control symbols. At the "If Anything" button, select "New Event" (see Figure 19). You get the Event editor, where you can enter specific values into any of the fields in either packet or control symbol protocol. Figure 20 shows a trigger setting for a Streaming Write packet. You can also specify Source and/or Destination device IDs by entering values into those fields. An "X" means you don't care about the value in the field. Figure 21 shows a Control Symbol trigger for a Packet Not Accepted because of an Unexpected AckID. These trigger settings are limited to the first 32 bits of packets and control symbols. Using an 8-bit transport type, you can trigger on any of the fields in the physical and transport layers of the RapidIO protocol.

Summary

This application note describes how to design in and use logic analysis for systems incorporating RapidIO buses. It explains the use of the E5387A differential soft touch probe adapter, the 16760A logic analyzer module, and the N4215A analysis tool set for RapidIO. These tools can help solve common problems, ranging from signal integrity issues to protocol and data flow problems.

🗙 Event Editor: Streaming Write				_ 🗆 ×	
Event Name: Streaming Wri	t∈ ■ Long Fiel	d Names View Packet Bits 32-	-bit limit		
Protocol Stack	-RapidIO (32-bi	t addressing)			
RapidIO (32-bit addressing)	S	Packet (0x00)	Symbols	Ŧ	
	AckID	X	Decimal	<u>↓</u>	
	Zero	x	Binary	Ŧ	
	NotS	x	Binary	Ŧ	
	Zero	x	Hex	Ŧ	
	Prio	X	Hex	Ŧ	
	Transport Type	8-bit device IDs (0x00)	Symbols	Ŧ	
	FormatType	Streaming Write (0x06)	⊥ Symbols	Ŧ	
	Destination ID	XX	Hex	Ŧ	
	Source ID	XX	Hex	Ŧ	
Close					

Figure 20. Trigger setting for a streaming write packet

🗙 Event Editor: Packet NACK			_ 🗆 ×
Event Name: Packet NACK	E Long F	ield Names View Packet Bits 32-	oit limit
Protocol Stack	-RapidIO (32-	-bit addressing)	
RapidIO (32-bit addressing)	5	Control Symbol (0x01)	Symbols 🛓
	AckID	×	Decimal 👤
	Zero	x	Binary 👤
	NotS	x	Binary 👤
	Zero	x	Hex
	0ne	x	Binary 👤
	Cause	Unexpected AckID (0x01)	Symbols 👤
	SymType	Packet-Not-Accepted (0x02)	Symbols 👤
	Inverted 16	XXXX	Hex 👤

Figure 21. A Control Symbol trigger for a Packet Not Accepted because of an Unexpected AckID

Glossary

Compliant – able to move in the vertical (Z-axis) direction

DDR (Double Data Rate) – the result of clocking data on both rising and falling clock edges

Differential – the use of the difference in voltage between two signals to indicate transmission of a 1 or a 0

Eye diagram – a graphical display that indicates the quality of a digital data transmission

Eye finder – an Agilent measurement tool for automatically computing the optimal sampling positions on a parallel bus relative to the bus clock

Eye scan – an Agilent feature for capturing signal eye diagrams using a logic analyzer instead of an oscilloscope *Interconnect* – a connection between two electronic devices

IP - Internet Protocol

Latency – the time delay between a request and its corresponding response

LVDS – low voltage differential signaling

Module – a plug-in card or set of cards connected together to operate as an acquisition device

Parallel bus – an electrical connection made with multiple channels and with an external clock

Probe loading – the adverse effect on a signal caused by connecting a probe

Probing – the connection of a measurement device to an electric signal

Protocol – the rules governing data communication on a standardized connection

RapidIO – A high-speed I/O interconnect developed by the RapidIO Trade Association (www.rapidio.org)

Reflections – electrical impulses transmitted on a wire when a signal bounces off a receiving device

Retention module – a mechanical device used to attach a soft touch probe to a circuit board, ensuring alignment between the circuit board pads and the spring pins of the probe

Serial bus – an electrical connection made with one or more channels with the clock embedded in the data stream

Signal integrity – the quality of data transmission, often characterized by an eye diagram

Related Literature

Publication Title	Publication Type	Publication Number
Agilent Technologies Digital Debug Solutions for RapidIO Buses	Technical Overview	5988-8439EN
The Agilent 16700 Series Logic Analysis Systems	Product Overview	5968-9661E
Processor and Bus Support for Agilent Technologies Logic Analyzers	Configuration Guide	5966-4365E, EUS
Designing High-Speed Digital Systems for Logic Analyzer Probing	Application Note	5988-2989EN
Saving Time with Multiple-Channel Signal Integrity Measurements	Application Note	5988-5409EN
E5387A and E 5390A Soft Touch Probe	Design Guide	E5387-97000

Agilent Technologies' Test and Measurement Support, Services, and Assistance

Agilent Technologies aims to maximize the value you receive, while minimizing your risk and problems. We strive to ensure that you get the test and measurement capabilities you paid for and obtain the support you need. Our extensive support resources and services can help you choose the right Agilent products for your applications and apply them successfully. Every instrument and system we sell has a global warranty. Support is available for at least five years beyond the production life of the product. Two concepts underlie Agilent's overall support policy: "Our Promise" and "Your Advantage."

Our Promise

Our Promise means your Agilent test and measurement equipment will meet its advertised performance and functionality. When you are choosing new equipment, we will help you with product information, including realistic performance specifications and practical recommendations from experienced test engineers. When you use Agilent equipment, we can verify that it works properly, help with product operation, and provide basic measurement assistance for the use of specified capabilities, at no extra cost upon request. Many self-help tools are available.

Your Advantage

Your Advantage means that Agilent offers a wide range of additional expert test and measurement services, which you can purchase according to your unique technical and business needs. Solve problems efficiently and gain a competitive edge by contracting with us for calibration, extra-cost upgrades, out-of-warranty repairs, and on-site education and training, as well as design, system integration, project management, and other professional engineering services. Experienced Agilent engineers and technicians worldwide can help you maximize your productivity, optimize the return on investment of your Agilent instruments and systems, and obtain dependable measurement accuracy for the life of those products.



www.agilent.com/find/emailupdates Get the latest information on the products and applications you select.

Agilent T&M Software and Connectivity

Agilent's Test and Measurement software and connectivity products, solutions and developer network allows you to take time out of connecting your instruments to your computer with tools based on PC standards, so you can focus on your tasks, not on your connections. Visit **www.agilent.com/find/connectivity** for more information.

By internet, phone, or fax, get assistance with all your test & measurement needs

Online assistance: www.agilent.com/find/assist

Phone or Fax

United States: (tel) 800 452 4844

Canada:

(tel) 877 894 4414 (fax) 905 282 6495

China:

(tel) 800 810 0189 (fax) 800 820 2816

Europe:

(tel) (31 20) 547 2323 (fax) (31 20) 547 2390

Japan:

(tel) (81) 426 56 7832 (fax) (81) 426 56 7840

Korea:

(tel) (82 2) 2004 5004 (fax) (82 2) 2004 5115

Latin America:

(tel) (305) 269 7500 (fax) (305) 269 7599

Taiwan:

(tel) 0800 047 866 (fax) 0800 286 331

Other Asia Pacific Countries:

(tel) (65) 6375 8100 (fax) (65) 6836 0252 Email: tm_asia@agilent.com

Product specifications and descriptions in this document subject to change without notice.

© Agilent Technologies, Inc. 2003 Printed in USA January 9, 2003 5988-8436EN

