

10 Reasons to Upgrade to a 16800 or 16900 Series Logic Analyzer

Application Note 1597

Overview

Troubleshooting today's sophisticated designs is all about detecting problems quickly, getting to the root cause and working efficiently. Your success starts with having the right debug tools, and a logic analyzer can be one of the most effective ones. Typically, the main reason for upgrading to a new logic analyzer is that your exiting logic analyzer no longer has the measurement capability you need for your next design – whether it is acquisition speed, number of channels, or memory depth. What you may not realize is that Agilent's latest generation of logic analyzers, the 16800 Series portables and 16900 Series modular systems, have evolved to provide new use models traditionally not associated with a logic analyzer.

The purpose of this application note is to make you aware of the recent innovations in Agilent logic analyzers that address industry trends and provide new ways to make measurements. Agilent's logic analyzers deliver the industry-leading accuracy and performance you expect as well as new ways to make measurements on your toughest digital debug problems. New measurement and analysis tools provide you faster insight and increased productivity, allowing you to incorporate the latest technology and get to market faster.

Table of Contents

| 1. Save days to weeks debugging your FPGA-based designs with unprecedented insight into internal Xilinx and Altera FPGA activity |
|--|
| 2. Work at the packet level to trigger, view, search and analyze on industry standard or proprietary protocol buses |
| 3. Verify signal integrity by quickly identifying problem signals |
| 4. Get the full power of a vector signal analyzer for digital baseband, IF and RF signals |
| 5. Customize your logic analyzer to provide unique insight into your design 10 |
| 6. Find the cause of elusive problems with the industry's deepest acquisition memory depth |
| 7. Superior performance for the latest high-speed designs |
| 8. Making logic analyzer measurements as simply as possible with enhanced usability and use models |
| 9. Ensure measurement accuracy with complete and reliable probing |
| 10. Obtain added value and investment protection from a long list of standard features 19 |
| Conclusion |
| Sales and Service |



Save days to weeks debugging your FPGA-based designs with unprecedented insight into internal Xilinx and Altera FPGA activity FPGAs play an increasingly important role in your digital designs. The high level of integration available in today's FPGAs allows you to use them in ways that weren't envisioned just a few years ago. In addition, you are faced with new measurement challenges as you develop and debug your designs.

Since pins on an FPGA are typically an expensive resource, there are a relatively small number available for debug. Signals that were previously available on the board may exist exclusively as nodes inside the FPGA. Getting visibility across critical internal interactions can be time-consuming. This makes integration of the FPGA and the surrounding system challenging.

To address this challenge, Agilent created the FPGA dynamic probe software. The Agilent FPGA dynamic probe used in conjunction with a 16800 or 16900 Series logic analyzer provides unprecedented visibility into your Xilinx and Altera FPGAs, enabling you to debug your FPGAs and the surrounding system faster and more effectively. The FPGA dynamic probe lets you:

- View internal activity at full speed With a logic analyzer, you are normally limited to measuring signals at the periphery of the FPGA. With the FPGA dynamic probe, you can now access signals internal to the FPGA. You can measure up to 256 internal signals for each external pin dedicated to debug, unlocking visibility into your design that you never had before.
- Make multiple measurements in seconds without design changes Moving probe points internal to an FPGA used to be time consuming. Now, in less than a second you can easily measure a different set of internal signals without design changes. FPGA timing stays constant when you select new sets of internal signals for probing.
- Eliminate unintentional mistakes and save hours of time during measurement setup – Previously you would manually enter the name of each signal and bus you wanted to measure into the logic analyzer. Now you can leverage the work you did in your design environment by letting the FPGA dynamic probe automatically map the internal signal and bus names from your FPGA design tool to your logic analyzer.
- Time-correlate internal FPGA and external system activity It's important to know not only what's going on inside your FPGA but also how that relates to the activity in the surrounding system in order to solve your toughest debug challenges.
- Take full advantage of logic analyzer memory depth and triggering resources – Maximize the amount of internal FPGA activity acquired (up to 256 M for state and 512 M for timing) without using FPGA block RAM for storage. Deep memory is essential for finding the cause of a problem that is widely separated in time from the symptom. Agilent logic analyzers provide up to 16 trigger sequence levels, enabling you to create simple to complex trigger scenarios to help isolate your problem.

Save days to weeks debugging your FPGA-based designs with unprecedented insight into internal Xilinx and Altera FPGA activity



Figure 1. The FPGA dynamic probe enables your logic analyzer with unique productivity enhancements to find problems more quickly.



Figure 2. Create a timesaving FPGA measurement system. Insert an ATC2 (Agilent Trace Core) core into your FPGA design. With the application running on your logic analyzer you can control which group of internal signals to measure via JTAG.

For more detailed information on this topic, including videos, data sheets and application notes, go to **www.agilent.com/find/fpga**.

Work at the packet level to trigger, view, search and analyze on industry standard or proprietary protocol buses

Your designs often include one or more serial buses. Using Agilent's Packet Viewer, you can view serial data in a protocol-rich format for quick analysis. You gain insight into your system whether you're monitoring industry standard or proprietary protocols. These powerful tools provide non-intrusive probing plus logic analysis triggering and decoding at the packet level. They also enable time-correlated analysis and sequenced event triggering across multiple buses for virtually every type of bus, making it easy to follow transactions, data, and packets as they flow through your system. This allows you to operate at a higher level of abstraction and more quickly resolve protocol issues.

Agilent supports a number of multilane serial buses and continues to add support on a regular basis. The following lists the available protocol support at the time this application note was written.

- PCI Express[®] (PCIe)
- Advanced Switching Interface (ASI)
- Serial ATA (SATA) and Serial Attached SCSI (SAS)
- Serial RapidIO
- Parallel RapidIO
- SPI 4.2 (System Packet Interface, POS PHY L4)
- InfiniBand
- I²C
- FlexRay
- SPI (Serial Peripheral Interface)

If you're using PCI-Express 2, the P2L (Protocol to Logic) gateway integrates logic analyzer and protocol analyzer functionality in a single solution. With this connection between a logic analyzer and the E2960B PCI-Express 2 protocol analyzer you can perform time-correlated cross bus measurements and cross triggering. Both the logic analyzer and protocol analyzer can be operated from a single PC.

If you are adding unique extensions to an existing industry standard protocol or using proprietary protocols, Agilent's B4641A Protocol Development Kit enables you to customize a protocol solution that lets you work at the packet level. Work at the packet level to trigger, view, search and analyze on industry standard or proprietary protocol buses

| Jacks PCIEspace Packet Address Payload Completion Status Torest 180 00 7000 511 2057 2024 | ds ds HSO 05 7500 ELT 30 HEMBORY Read Request HSO 00 7500 511 30 HEMBORY Read Request HSO 00 7500 511 30 HEMBORY Read Request HSO 00 7500 511 30 HEMBORY Read Request HSO 00 7500 513 30 HEMBORY Read Request HSO 00 7500 514 30 HEMBORY READ REQUEST HSO 00 00 00 00 00 00 00 00 00 00 00 00 00 | Number PCI Express Packet Address Payload Completing NEMO 00 7000 511 500 Strain Strain Completing Completing NEMO 00 7000 511 500 Strain Strain Completing Completing NEMI 512 500 Strain Strain Strain Completing Completing NEMI 512 500 Strain Strain Strain Strain Strain Completing NEMI 00 7000 513 300 Strain Strain </th <th>Status Timo</th> | Status Timo |
|--|--|---|------------------------|
| Direction Transaction Sequence PCI Express Packet Address Payload Completion Status Total HSO 007000 511 30 H Memory Read Request doi: 2000 s.042000 us s.0400 us | Diractio Tanesaction Sequence PCI Express Packet Address Payload Completion Status 5.028000 um REO 00 7000 512 30 W Henory Read Request doite 2000 2.042000 um REI 00 7000 for 200 goncerC-NP REO 00 7000 for 200 goncerC-NP REO 00 7000 for 200 set 30 W Henory Read Request doite 2040 accessful Completion (SC) 600 nm REO 00 7000 for 200 set 30 W Henory Read Request doite 2040 accessful Completion (SC) 600 nm REI 00 7000 for 30 W Completion with Data for 2040 accessful Completion (SC) 300 nm REI 00 7000 for 30 W Completion with Data for 30 w Completion (SC) 300 nm REI 00 7000 Sil 30 W Henory Read Request die 0 bao for 2040 accessful Completion (SC) 300 nm REI 00 7000 Sil 30 W Henory Read Request die 0 bao for 2040 mm REI 00 7000 Sil 30 W Henory Read Request die 0 bao for 2040 mm REI 00 7000 Sil 30 W Henory Read Request die 0 bao for 2040 mm REI 00 7000 Sil 30 W Henory Read Request die 0 bao for 2040 mm REI 00 7000 Sil 30 W Henory Read Request die 0 bao for 2040 mm REI 00 7000 Sil 30 W Henory Read Request die 0 bao for 2040 mm REI 00 7000 Sil 30 W Henory Read Request die 0 bao for 2040 mm (SC) 374.000 mm REI 00 7000 Sil 30 W Henory Read Request die 0 bao for 2040 mm (SC) 374.000 mm REI 00 7000 Sil 30 W Henory Read Request die 0 bao for 2040 mm (SC) 744.000 mm REI 00 7000 Sil 30 W Henory Read Request die 0 bao for 0 bar | Diractio Transaction Sequence PCI Express Packet Address Payload Completing HS0 0000 512 3500 6000 512 6000 513 5100 5000 513 5100 513 5100 513 5100 600 514 5100 513 5100 511 5100 511 5100 511 5100 511 5100 511 5100 511 510 511 510 511 511 511 511 511 511 511 511 511 511 | Status Time |
| 1830 9780 <th< th=""><th>BEO SKD Orderstel Sets StopPone StopPone BEO OC 7000 S113 SUPH Hemory Read Request d01e 2000 2.0425000 up 3.0425000 up HEI OC 7000 S12 Ack 3.0425000 up 3.0425000 up<!--</th--><th>NRO FXP Orticred Set BEO 500 512 520 Hemory Read Request d01e 2000 BEI 512 Ack Ack a3cb 4dff Successful Co BEI 00 7000 513 3DW Cemplation with Data a3cb 4dff Successful Co BEI 00 7000 513 3DW Cemplation with Data a3cb 4dff Successful Co BEI 00 7000 513 3DW Hemory Read Request d01e 2040 HE BEI 00 7000 for Joby Complation with Data aicb 4cff Successful Co BEI 00 7000 for Joby Complation with Data aicb 4cff Successful Co BEI 00 7007 Ack To To To To Successful Co BEO 00 700 Sub Complation with Data aicb 4cff Successful Co BEO 00 707 Ack the complation with Data aicb 4cff Successful Co BEO 00</th><th></th></th></th<> | BEO SKD Orderstel Sets StopPone StopPone BEO OC 7000 S113 SUPH Hemory Read Request d01e 2000 2.0425000 up 3.0425000 up HEI OC 7000 S12 Ack 3.0425000 up 3.0425000 up </th <th>NRO FXP Orticred Set BEO 500 512 520 Hemory Read Request d01e 2000 BEI 512 Ack Ack a3cb 4dff Successful Co BEI 00 7000 513 3DW Cemplation with Data a3cb 4dff Successful Co BEI 00 7000 513 3DW Cemplation with Data a3cb 4dff Successful Co BEI 00 7000 513 3DW Hemory Read Request d01e 2040 HE BEI 00 7000 for Joby Complation with Data aicb 4cff Successful Co BEI 00 7000 for Joby Complation with Data aicb 4cff Successful Co BEI 00 7007 Ack To To To To Successful Co BEO 00 700 Sub Complation with Data aicb 4cff Successful Co BEO 00 707 Ack the complation with Data aicb 4cff Successful Co BEO 00</th> <th></th> | NRO FXP Orticred Set BEO 500 512 520 Hemory Read Request d01e 2000 BEI 512 Ack Ack a3cb 4dff Successful Co BEI 00 7000 513 3DW Cemplation with Data a3cb 4dff Successful Co BEI 00 7000 513 3DW Cemplation with Data a3cb 4dff Successful Co BEI 00 7000 513 3DW Hemory Read Request d01e 2040 HE BEI 00 7000 for Joby Complation with Data aicb 4cff Successful Co BEI 00 7000 for Joby Complation with Data aicb 4cff Successful Co BEI 00 7007 Ack To To To To Successful Co BEO 00 700 Sub Complation with Data aicb 4cff Successful Co BEO 00 707 Ack the complation with Data aicb 4cff Successful Co BEO 00 | |
| 150 00 7000 512 151 151 152 151 151 152 151 <th>IBO 000 7000 512 100 Hemory Read Request d01e 2000 11.43200 ut HSI 007 000 512 300 Ker 000 4000 st 3.42000 ut HSI 007 000 513 300 Hemory Read Request d01e 2040 a36b 4dff Successful Completion (SC) 300 000 st HSO 007 000 513 300 Hemory Read Request d01e 2040 a36b 4dff Successful Completion (SC) 300 000 st HSI 007 000 513 300 Hemory Read Request d01e 2040 a46b 4dff Successful Completion (SC) 300 000 st HSI 007 000 513 300 Hemory Read Request d01e 2040 a46b 4dff Successful Completion (SC) 300 000 st HSI 007 000 513 300 Kemory Read Request d100 000 00 s100 000 st 328 4000 ns HSI 007 000 514 42K VadatefC-HP a16b 4cff Successful Completion (SC) 274.000 ns 326.000 ns HSI 007 000 514 42K A2K 0000 0000 Successful Completion (SC) 274.000 ns 326.000 ns HSI 007 000 514 42K A2K A2K 326.000 ns 326.000 ns HSI 007 000 514 42K A2K A2K 324.000 ns 326.0000 ns</th> <th>19:00 00 7000 512 519 Hemory Read Request d01e 2000 19:1 00 7000 510 510 Vadac/C-UP a3/b 4dff Successful Co 19:1 00 7000 510 510 Completion with Data a3/b 4dff Successful Co 19:0 00 7000 513 510 Hemory Read Request d01e 2040 83 19:0 00 7000 513 510 Hemory Read Request d01e 2040 83 83 83 100</th> <th>5 028000 119</th> | IBO 000 7000 512 100 Hemory Read Request d01e 2000 11.43200 ut HSI 007 000 512 300 Ker 000 4000 st 3.42000 ut HSI 007 000 513 300 Hemory Read Request d01e 2040 a36b 4dff Successful Completion (SC) 300 000 st HSO 007 000 513 300 Hemory Read Request d01e 2040 a36b 4dff Successful Completion (SC) 300 000 st HSI 007 000 513 300 Hemory Read Request d01e 2040 a46b 4dff Successful Completion (SC) 300 000 st HSI 007 000 513 300 Hemory Read Request d01e 2040 a46b 4dff Successful Completion (SC) 300 000 st HSI 007 000 513 300 Kemory Read Request d100 000 00 s100 000 st 328 4000 ns HSI 007 000 514 42K VadatefC-HP a16b 4cff Successful Completion (SC) 274.000 ns 326.000 ns HSI 007 000 514 42K A2K 0000 0000 Successful Completion (SC) 274.000 ns 326.000 ns HSI 007 000 514 42K A2K A2K 326.000 ns 326.000 ns HSI 007 000 514 42K A2K A2K 324.000 ns 326.0000 ns | 19:00 00 7000 512 519 Hemory Read Request d01e 2000 19:1 00 7000 510 510 Vadac/C-UP a3/b 4dff Successful Co 19:1 00 7000 510 510 Completion with Data a3/b 4dff Successful Co 19:0 00 7000 513 510 Hemory Read Request d01e 2040 83 19:0 00 7000 513 510 Hemory Read Request d01e 2040 83 83 83 100 | 5 028000 119 |
| 101 101 <td>Note 1 2 2000 1 2 20000 1 2 20000 1 2 20000 1 2 20000 1 2 20000 1 3<</td> <td>No. Size Act Non- N</td> <td>2.042000 118</td> | Note 1 2 2000 1 2 20000 1 2 20000 1 2 20000 1 2 20000 1 2 20000 1 3< | No. Size Act Non- N | 2.042000 118 |
| BIT 07000 Conject-C-MP a366 4dff Successful Completion (SC) 200.0000 mm HS0 07000 F06 Ack Successful Completion (SC) 200.0000 mm 323.000 mm HS0 07000 S13 3DM Henory Read Request dOle 2040 Successful Completion (SC) 200.000 mm HS1 007000 S13 3DM Henory Read Request dOle 2040 Successful Completion (SC) 200.000 mm HS1 007000 S13 3DM Henory Read Request die 0 4dc Successful Completion (SC) 200.000 mm HS1 007000 S14 Ack Update/C-MP a160 4cff Successful Completion (SC) 200.000 mm HS1 007000 S14 Ack Update/C-MP a160 9m0 Successful Completion (SC) 200.000 mm HS1 007000 S14 Ack Update/C-MP 0000 0000 Successful Completion (SC) 274.000 mm 324 Ack HS3 007000 S19 JW Completion with Data 0000 0000 Successful Completion (SC) 274.000 mm 326 4000 mm 326 | HEI UpdatefC-HP a36b 4dff Successful Completion (SC) 300.000 m HEI 00 7000 f06 30V (completion with Data a36b 4dff Successful Completion (SC) 300.000 m HEI 00 7000 513 30V Henory Read Request d01e 2040 successful Completion (SC) 300.000 m HEI 00 7000 571 30V Completion with Data a46b 4dff Successful Completion (SC) 300.000 m HEI 00 7000 571 30V Completion with Data a46b 4cff Successful Completion (SC) 300.000 m HEI 00 7000 571 30V Completion with Data a46b 4cff Successful Completion (SC) 300.000 m HEI 00 7000 571 30V Completion with Data a46b 4cff Successful Completion (SC) 300.000 m HEI 00 7000 571 30V Completion with Data 0000 300 700 324.000 m HEI 00 7000 574 321 76 5 4 32 10 7 6 5 4 32 10 7 6 5 4 32 10 7 6 5 4 32 10 324.000 m 324.000 m HEI 00 7000 300 Completion with Data 0000 000 000 000 000 000 000 000 000 0 | NST Update/EC-NP Update/EC-NP NSO 000 7000 1513 309 Memory Read Request a36b 4dff Successful Co NSO 00 7000 1513 309 Memory Read Request d01e 2040 a36b 4dff Successful Co NST 00 7000 1513 309 Memory Read Request d01e 2040 a16b 4cff Successful Co NST 00 7000 513 309 Memory Read Request d01e 2040 a16b 4cff Successful Co NST 00 7000 513 309 Memory Read Request d1e0 6ma0 a16b 4cff Successful Co NST 109 Completion with Data d1e0 6ma0 a16b 4cff Successful Co NST 109 Memory Read Request d1e0 6ma0 a16b 4cff Successful Co | 3.250000 us |
| HSI 00 7000 f00 40k a36b 4dff Successful Completion (SC) c00.000 m HSO 00 7000 513 30H Hency Read Request d01e 2040 s18.000 m s18.000 m HSI 00 7000 513 30H Hency Read Request d01e 2040 s18.000 m s12.2.000 m HSI 00 7000 513 30H Hency Read Request d01e 2040 s12.2.000 m s12.2.000 m HSI 00 7000 514 33H Hency Read Request d1e0 9800 s12.2.000 m s12.2.000 m HSI 00 7000 514 33H Hency Read Request d1e0 9800 s24.4.000 m s12.2.000 m HSI 00 7000 514 33H Hency Read Request d1e0 9800 s24.4000 m s24.4000 m HSI 00 7000 514 33H Hency Read Request d1e0 9800 s24.4000 m s24.4000 m HSI 00 7000 514 33H Ack Typical Lines s24.4000 m s24.4000 m HSI 00 7000 514 3210 7 6 5 43 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 s24.4000 m s24.4000 m s24.4000 m HSI 00 00 0 0 0 0 0 0 0 0 0 0 | HEI 00 7000 f00 200 Completion with Data a36b 4dff Successful Completion (SC) c00.000 mi HEO 00 7000 513 300 Hemory Read Request d01e 2040 s15.000 mi s15.000 mi HEI 00 7000 513 300 Hemory Read Request d01e 2040 s15.000 mi s12.2.000 mi HEI 00 7000 514 310 Hemory Read Request d10e 0 6a0 s12.2.000 mi s12.2.000 mi HEO 00 7000 514 310 Hemory Read Request d10e 0 6a0 s16.6 4dff Successful Completion (SC) 320.000 mi s24.000 mi HEO 00 7000 514 310 Hemory Read Request d10e 0 6a0 s0000 0000 Successful Completion (SC) 274.000 mi HEI 00 7000 f00 300 Completion with Data 00000 0000 Successful Completion (SC) 274.000 mi s24.000 mi HEI 00 7000 f00 300 Completion with Data 00000 0000 Successful Completion (SC) 274.000 mi s24.000 mi Header Paydod Lares mi s2 s2 s2 s2 s2 Stati Header Paydod Lares s2 s2 s2 s2 s2 s2 s2 Stati Header Stati 32 s2 s2 s2 | HSI 00 7000 fC05 JDF Completion with Data a3Gb ddf Successful Completion with Data HS0 706 Ank dole 2040 dole 2040 HS0 00 7000 513 JDF Henory Read Request dole 2040 dole 2040 HS1 00 7000 513 JDF Henory Read Request dole 2040 dole 2040 HS1 00 7000 513 JDF Henory Read Request dole 2040 dole 2040 HS1 00 7000 513 JDF Henory Read Request alGb 4cff Successful Co HS0 00 7000 514 JDF Henory Read Request die8 0m0 HS1 00 7000 514 JDF Henory Read Request die8 0m0 HS1 01 700 514 Ack die8 0m0 | 130.000 ng |
| HBO O FOO Ack 533 30H HBO 513 30H Hemory Read Request dole 2040 318.000 mm 318.000 mm HBI 00 7000 513 30H TopacteFC-HP a16b 4crff Successful Completion (2C) 350.000 mm 318.000 mm HBI 00 7000 514 30H Hemory Read Request die 0 880 308.000 mm HBI 00 7000 514 30H Hemory Read Request die 0 880 386.000 mm HBO 00 7000 514 30H Hemory Read Request die 0 880 386.000 mm HBO 00 7000 514 30H Hemory Read Request die 0 880 386.000 mm HBI 00 7000 514 30H Hemory Read Request die 0 880 386.000 mm HBI 00 7000 518 30H Sampletion with Data 0000 0000 Successful Completion (SC) 374.000 mm HBI 00 7000 518 311 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 16 6 980 3274.000 mm 3274.000 mm Sampletion Image: Sampletion with Data 0000 0000 Successful Completion (SC) 374.000 mm 3274.000 mm <td>REO 00 700 Ack 400 Ack 432.000 ms REO 00 700 Ack 433.000 ms 158.000 ms REI 13 Ack 158.000 ms 158.000 ms REI 100 7000 573.3 30 W Hemory Read Request aidb 4crf Successful Completion (2C) 300.000 ms REI 100 7000 574.3 20 W Hemory Read Request aidb 4crf Successful Completion (2C) 300.000 ms REO 00 7000 554.4 320 W Hemory Read Request die 0 8a0 396.000 ms 396.000 ms REI 00 7000 554.4 320 W Hemory Read Request die 0 8a0 396.000 ms 396.000 ms Stat Ack WysserfWP 0000 0000 Successful Completion (SC) 374.000 ms REI 00 7000 554.3 2.1 0 7.6 5.4 3.2 1.0 7.6 5.4 3.2 1.0 76.5 4.3 2.1 0 374.000 ms Stat Ack Tops Feed 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.</td> <td>HSO CTO6 Lock HSO 00 7000 513 19M Hencry Read Request d01e 2040 HSI 513 Ack bydaceFC-HP alch s16b 4cft HSI 00 7000 507 39M Completion with Data alch s16b 4cft HSI 00 7000 514 39M Hencry Read Request d1e 0860 HSI 00 7000 514 39M Hencry Read Request d1e 0860 HSI 01 7000 514 39M Hencry Read Request d1e 0860 HSI 00 7000 514 39M Hencry Read Request d1e 0860</td> <td>letion (SC) 280.000 ns</td> | REO 00 700 Ack 400 Ack 432.000 ms REO 00 700 Ack 433.000 ms 158.000 ms REI 13 Ack 158.000 ms 158.000 ms REI 100 7000 573.3 30 W Hemory Read Request aidb 4crf Successful Completion (2C) 300.000 ms REI 100 7000 574.3 20 W Hemory Read Request aidb 4crf Successful Completion (2C) 300.000 ms REO 00 7000 554.4 320 W Hemory Read Request die 0 8a0 396.000 ms 396.000 ms REI 00 7000 554.4 320 W Hemory Read Request die 0 8a0 396.000 ms 396.000 ms Stat Ack WysserfWP 0000 0000 Successful Completion (SC) 374.000 ms REI 00 7000 554.3 2.1 0 7.6 5.4 3.2 1.0 7.6 5.4 3.2 1.0 76.5 4.3 2.1 0 374.000 ms Stat Ack Tops Feed 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0. | HSO CTO6 Lock HSO 00 7000 513 19M Hencry Read Request d01e 2040 HSI 513 Ack bydaceFC-HP alch s16b 4cft HSI 00 7000 507 39M Completion with Data alch s16b 4cft HSI 00 7000 514 39M Hencry Read Request d1e 0860 HSI 00 7000 514 39M Hencry Read Request d1e 0860 HSI 01 7000 514 39M Hencry Read Request d1e 0860 HSI 00 7000 514 39M Hencry Read Request d1e 0860 | letion (SC) 280.000 ns |
| HSO 00 7000 513 30P Hemory Read Request 401e 2040 158.000 ns HSI 00 700 513 Ack 7976.000 ns 122.000 ns HSI 00 707 Ack 706.000 ns 122.000 ns HSO 00 707 Ack 706.000 ns 124.000 ns HSO 00 706.000 se 264.000 ns 124.000 ns 124.000 ns HSI 00 700.000 for 30P Completion with Data 00000 0000 Successful Completion (SC) 274.000 ns HSI 00 700.000 for 4.1 (10.000 fs 124.000 fs 124.000 ns 274.000 ns HSI 00 700.000 fs 110.000 fs 124.000 fs 274.000 ns HSI 00 124.000 fs 124.000 fs 124.000 fs HSI 00 10.000 fs 124.000 fs 124.000 fs HSI 00 10.000 fs 124.000 fs 124.000 fs HSI 00000 000 fs 10.000 fs 124.00 | REO 00 7000 513 30 ¹⁰ Hemory Read Request d01e 2040 158.000 ns REI 00 7000 513 40 ¹⁰ 122.000 ns 122.000 ns REO 100 7000 514 30 ¹⁰ 100 7000 514 30 ¹⁰ 100 7000 REI 00 7000 514 30 ¹⁰ 100 7000 100 7000 100 7000 100 7000 REI 00 7000 514 30 ¹⁰ 100 7000 100 7000< | HSO 00 7000 511 JUM Henory Read Request dOle 2040 HSI 031 Ack Update/C-HP alib 4cff Successful Co HSI 00 7000 FGI SUC Completion with Data alib 4cff Successful Co HSO 00 7000 Su1 SUC Successful Co HSO 00 7000 Successful Co Successful Co Successful Co HSO 00 7000 Successful Co Successful Co Successful Co HSO 00 7000 Successful Co Successful Co Successful Co HSO 00 7000 Successful Co Successful Co Successful Co HSO 00 7000 Successful Co Successful Co Successful Co HSO 00 7000 Successful Co Successful Co Successful Co HSO 00 7000 Successful Co Successful Co Successful Co | 632.000 ns |
| HSI S12 Ack 978-000 m 978-000 m 122.000 m | HBI S12 Ack Ack 378-000 ms HBI 00 7000 for 30V Completion with Data aidb 4crf Successful Completion (SC) 300.000 ms HBO 100 7000 514 35V Henoty Read Request die6 0ma0 HBI 00 7000 514 35V Henoty Read Request die6 0ma0 HBI 00 7000 514 35V Henoty Read Request die6 0ma0 HBI 00 7000 514 35V Henoty Read Request die6 0ma0 HBI bypdacFC-IFF 980-000 ms HBI 00 7000 514 32V Henoty Read Request die6 0ma0 HBI 00 7000 514 32V Henoty Read Request die6 0ma0 HBI 00 7000 514 32V Henoty Read Request die6 0ma0 HBI 00 7000 514 32V Honoty Read Request die6 0ma0 HBI 00 7000 500 5000 5000 5000 5000 5000 50 | HBI SIA Acc. HSI UpdateFC-HP UpdateFC-HP HBI 00 7000 107 3DU Completion with Pata al6b 4cff Successful Completion HS0 00 7000 514 3DU Memory Read Request die6 9aa0 HBI 00 7000 514 3DU Memory Read Request die6 9aa0 HBI UpdateFC-HP UpdateFC-HP | 158.000 ns |
| HEI UpdateFC-HP aiGb 4cff Successful Completion (SC) 122.000 m HEO f07 30k Completion with Data aiGb 4cff Successful Completion (SC) 356.000 m HEO 00 7000 fd 3bW Encory Read Request die0 0as0 366.000 m 366.000 m HEI 00 7000 fd 3bW Encory Read Request die0 0as0 366.000 m 364.000 m HEI 00 7000 fd 3bW Completion with Data 0000 0000 Successful Completion (SC) 274.000 m 364.000 m HEI 00 7000 fd 3bW Completion with Data 00000 0000 Successful Completion (SC) 274.000 m 364.000 m Header | BEI UpdateFC-IPF tr7 3DV Completion with Data aiGb 4cff Successful Completion (SC) 122.000 m 350.000 m 350.0000 m 350.000 m 350.000 m 350.000 | BSI Updatef-HP aiGb 4cff Successful Co BS0 00 7000 FOT 3DU Completion with Data aiGb 4cff Successful Co BS0 00 7000 S14 3DU Bs0 S14 3DU S14 3DU BS1 UpdatefC-HP die6 0ss0 Bs1 UpdatefC-HP | 378.000 ns |
| HIDI 00 7000 f07 20V Completion with Data aich 4cff Succasful Completion (SC) 350.000 mm HSO 00 7000 S514 30V Memory Read Request die6 0mm 306.000 mm HSO 00 7000 S514 30V Memory Read Request die6 0mm 306.000 mm HSI 00 7000 S514 30V Memory Read Request die6 0mm 306.000 mm HSI 00 7000 S514 30V Memory Read Request die6 0mm 306.000 mm HSI 00 7000 S514 310 7 S54 400 mm 324.000 mm 324.000 mm HSI 00 7000 S500 S3W Completion with Data 0000 0000 Successful Completion (SC) 374.000 mm 324.000 mm H Hadde 0000 0000 Successful Completion (SC) 74.000 mm 324.000 mm 324.000 mm H Hadde F S4.100 mm 54.32.10 mm 324.000 mm H Hadde Hadde S4.32.10 mm 324.000 mm 324.000 mm H Hadde Hadde Hadde Lange Mm Lange Mm 324.000 mm H Hadde Hadde Lange Mm Lange Mm Lang | HIDI 00 7000 D07 300 Completion with Deta aicb 4cff Successful Completion (SC) 350.000 as HSO 00 7000 Si4 300 Memory Read Request die6 0aa0 306.000 as HSI 00 7000 Si4 300 Memory Read Request die6 0aa0 306.000 as HSI 00 7000 Si4 300 Memory Read Request die6 0aa0 306.000 as HSI 00 7000 Si4 300 Memory Read Request die6 0aa0 306.000 as HSI 00 7000 Si4 310 Memory Read Request die6 0aa0 306.000 as HSI 00 7000 Si4 311 0 7 (S 54.32) 76.500 ms V V V V V V V Hadde Payload Lanes V HSI 00 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | HBI 00 7000 f07 3DU Completion with Data aligh doff Successful Completion with Data BS0 .007 Abb .007 Abb .007 Abb HB0 00 7000 514 3DU Memory Read Request die6 0mm .007 Abb HB1 00 7000 514 3DU Memory Read Request die6 0mm .007 Abb HB1 1 .00 Abb .007 Abb | 122.000 ns |
| 1800 1707 Ack 7766,000 780 1800 007000 514 304 306.000 306. | 1800 100 700 100 700 100 | 1500 FOT Lock 1810 00 7000 514 301 Henory Read Request die8 9880 181 314 Ack bit Ack bit Ack 181 UpdateFC-HP bit Ack bit Ack | letion (SC) 358.000 ns |
| HOO 00 7000 514 300 Hemory Read Request die8 9ma0 308.000 ms HSI 00 7000 514 304 updatefC-HP 0000 0000 Successful Completion (SC) 274.000 ms 126.000 ms HSI 00 7000 108 30W Completion with Data 0000 0000 Successful Completion (SC) 274.000 ms 126.000 ms Header Payload Lures 0000 0000 Successful Completion (SC) 274.000 ms 1274.000 ms Header Payload Lures 0000 0000 Successful Completion (SC) 274.000 ms 126.000 ms Header Payload Lures 0000 0000 Successful Completion (SC) 274.000 ms 1274.000 ms Header Payload Lures 0000 0000 Successful Completion (SC) 274.000 ms 1274.000 ms Header Payload Lures 0000 0000 Successful Completion (SC) 274.000 ms 1274.000 ms Header Payload Lures 0000 000 Successful Completion (SC) 274.000 ms 1274.000 ms Header Payload Lures 0000 000 000 Successful Completion (SC) 274.000 ms 1274.000 ms Header Header 10 76 54 3 2 1 0 7 5 54 3 2 1 0 7 5 5 4 3 2 1 0 7 1 5 5 4 3 2 1 0 7 1 5 5 4 3 2 1 0 7 1 5 5 4 3 2 1 0 7 1 5 5 4 3 2 1 0 7 1 5 5 4 3 2 1 0 7 1 5 5 4 3 2 1 0 7 1 5 5 4 3 2 1 0 7 1 5 5 4 3 2 1 0 7 1 5 5 4 3 2 1 0 7 1 5 5 | HSO 000 7000 514 300 Hemory Pead Request die8 9eao 366.000 as HSI UpdaterC-HP 0000 0000 Successful Completion (SC) 374.000 as HSI 00 7000 514 312 Hor 0000 0000 Successful Completion (SC) 374.000 as Image: State of the st | HESO 00 7000 514 3DH Memory Read Request die8 9aa0 HESI 514 UpdateFC-NP UpdateFC-NP die8 9aa0 | 708.000 ns |
| HEI 00 7000 S14 Ack VacketC-IPP 00000 Successful Completion (SC) 274.000 ml 224.000 ml 224.0 | HBI WEI 00 7000 S14 Ack Undersform 00000 Successful Completion (SC) Successful Completion | HSI S14 Ack HSI UpdateFC-NP | 388.000 ns |
| HEI Update/C-HP 126.000 ms 1274.000 ms 12 | HEI UpdacefC-HF 0000 0000 Successful Completion (SC) 126.000 ns) Creative 00 7000 100 30V Completion with Data 0000 0000 Successful Completion (SC) 274.000 ns) Creative Successful Completion (SC) 126.000 ns) 0 0 0 Creative Successful Completion (SC) 1274.000 ns) 0 0 0 Creative Successful Completion (SC) 126.000 ns) 0 0 0 Creative Successful Completion (SC) 126.000 ns) 0 0 0 Successful Completion Successful Completion (SC) 126.000 ns) 0 0 0 Successful Completion Successful Completion (SC) 126.000 ns) 0 0 0 Successful Completion Successful Completion (SC) 126.000 ns) 0 0 0 Successful Completion Successful Completion (SC) 126.000 ns) 0 0 0 Successful Completion Successful Completion (SC) 10 1 0 0 0 0 0 0 | HSI UpdateFC-NP | 624.000 ns |
| NET 00 7000 208 3DV Completion with Pare 0000 0000 Successful Completion (SC) 274.000 mg v dra resder Paylod Lunes | NET 00 000 0000 Successful Completion (Sc) 274.000 mg v Stat Header Paylod Lunes V Stat Header Paylod Lunes Stat | | 126.000 ns |
| Cite O | Creation Second Secon | HSI 00 7000 ID8 3DW completion with Data 0000 0000 Successful co | letion (SC) 274.000 ns |
| Str. Header Payload Lanes aste: Baary v 7 6 5 4 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 0 6 6 0 <t< th=""><th>Area Payload Lusres exter Bisary v 7 6 5 4 2 1 0 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 0 6 0<th><</th><th>></th></th></t<> | Area Payload Lusres exter Bisary v 7 6 5 4 2 1 0 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 7 6 5 4 3 2 1 0 6 0 <th><</th> <th>></th> | < | > |
| All of the solution of | Bader Physical Larres esis Header Physical Larres esis Brazy v 7 7 6 5 3 2 10 7 6 3 2 10 7 6 3 2 10 7 6 5 3 2 10 7 6 6 3 2 10 7 6 6 3 2 10 7 6 6 3 2 10 7 6 6 3 2 10 7 6 6 3 2 10 7 6 6 3 2 10 7 6 6 3 2 10 7 6 10 10 | | |
| File Payload Laser ase: Buoyy v 7 65 43 210 7 | Visit Header Payloci Luses set: Bhary V V V 7 65 13 2 10 7 65 43 2 10 7 65 43 2 10 7 65 43 2 10 7 65 43 2 10 7 65 43 2 10 7 65 43 2 10 7 65 43 2 10 7 65 43 2 10 7 65 43 2 10 7 65 43 2 10 7 65 43 2 10 7 65 43 2 10 7 60 | 440 | |
| And Control | Binury Image: Sinury Image: Sinury </td <td>tails Header Payload Lanes</td> <td></td> | tails Header Payload Lanes | |
| ass: Bmary V +0 -0 +1 +2 -3 7 5 4.3 2.10 7 5 4.3 2.10 7 6 5 4.3 2.10 7 6 5 4.3 2.10 94e0 | end =0 =1 =2 =3 7 6 5 4 3 2 1 7 6 5 4 3 2 1 0 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 </td <td></td> <td></td> | | |
| +0 +1 +2 +3 +3 10 7 6 5 4 3 11 7 6 5 4 3 11 7 6 5 4 3 11 7 6 5 4 3 11 7 6 5 4 3 11 7 6 5 4 3 11 7 6 5 4 3 11 7 6 5 4 3 11 7 6 5 4 3 11 7 6 5 4 3 11 7 6 6 13 11 0 | +0 +1 +2 +3 7 7 6 5 4 3 2 10 7 6 1 3 2 10 7 6 1 3 2 10 7 6 5 4 3 2 10 7 6 5 4 3 2 10 7 6 5 4 3 2 10 7 6 5 4 3 2 10 7 6 5 4 3 2 10 7 6 5 4 3 2 10 7 6 5 4 3 2 10 | ase: Binary | |
| -0 -1 -2 -3 7 (5 (4 3 (2 1 0 7 (5 (4 3 2 1 1 0 7 (5 (4 3 2 1 0 7 (5 (4 3 2 1 0 7 (5 (4 3 2 1 0 7 (5 (4 3 2 1 0 7 (5 (4 3 2 1 0 7 (5 (4 3 2 1 0 7 (5 (4 3 2 1 0 7 (5 (4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | -0 -1 -7 5 -2 -7 5 -4 -2 10 7 5 -4 -2 10 7 5 -4 -2 10 7 5 -4 -2 10 7 5 -4 -2 10 7 5 -4 -2 10 7 5 -4 3 2 10 7 5 -4 3 2 10 7 5 -4 3 2 10 7 5 -4 3 2 10 7 5 4 3 2 10 7 5 4 3 2 10 | | |
| Z 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 1 1 0 0 0 0 0 1 1 1 0 0 | Z 6,5 4,3 2,1 0,7 6,5 4,3 2,1 0,7 6,5 4,3 2,1 0,7 6,5 4,3 2,1 0,7 6,5 4,3 2,1 0,7 6,5 4,3 2,1 0,7 6,5 4,3 2,1 0,7 6,5 4,3 2,1 0,7 6,5 4,3 2,1 0,7 6,5 4,3 2,1 0,7 6,5 4,3 2,1 0,7 6,5 4,3 2,1 0,0 | +0 +1 +2 +3 | |
| 8/400 1 fmi 1994 R TC Reserved TDEP Aut R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | Syle 0 <th0< th=""> <th0< th=""> <th0< th=""> <th0< th=""></th0<></th0<></th0<></th0<> | 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 | |
| 940 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | R Fmt Type R TC Reserved TDEP Attr R Length | |
| Byter 4 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 | Syster 4 Bur Number (Propuerter) Dev # [Pro] F# [Pi] Tag Last DW/8E 14 DW/8E Bur Number (Propuerter) Bur Number (Do 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | ^{0,000} 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
| 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 | 0 | Bus Number (Requester) Dev # (Reg) F# (R) Tag Last DW BE 1st DW BE | |
| Sve 3 Address | Overview IIII Listing HSI Listing HSI | ^{open} * 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 | |
| 5008 0) | Overview III Listing HSI III Packet Verwer-1 III Listing HSO | Address | |
| | Overview Listing HSI Packet Vieweet-1 | BWE D I THE REAL PLANE AND AND AND A THE REAL PLANE AND A THE REAL PLANE AND A THE REAL PLANE AND A | |
| | Overview Listing HSI Packet Viewer-1 Listing HSD | | |
| | Automatical States and Automatical Stat | | |

Figure 3. Trigger, search, view and analyze at the packet level in a familiar protocol format, whether you use industry-standard protocols or use Agilent's B4641A protocol development kit to create a solution for your proprietary bus.

| Events | Name 3DW N | Memory Read Request 🛛 🗐 Add to Favorites |
|--|---|--|
| PCI Express Favorites Pavorites Packets Any Packets TLP Packets Any TLP Packets DW Packets | PCI Express : Physical Start Symbol PCI Express : Data Lin Reserved Sequence Number | STP k X () (Hex 3) (X) XXX () (Hex 3) (X) |
| 3DW Memory Read Request - 3DW Memory Request-Locked - 3DW I/O Read Request - 3DW Configuration Read Type - 3DW Configuration Read Type | PCI Express : Transact Reserved1 Fmt | tion X (E) Bin V X 3DW header, no data |
| 3DW Completion without Data 3DW Completion, Lck Mem Rea 3DW Memory Write Request 3DW Memory Write Request | Type Reserved2 | Memory Read Request |
| Organize Favorites | іс 2 | |

Figure 4. The Event Editor lets you define trigger and search events at the packet level.

Verify signal integrity by quickly identifying problem signals

Effectively debugging digital designs often requires both digital and analog views of key signals. In order to effectively track down problems you need test equipment that is time-correlated and works seamlessly together.

How many times have you discovered a problem signal late in product development? With Eye Scan you can quickly identify problem signals early in the debug phase by viewing eye diagrams across all buses and signals simultaneously. For instance, Figure 5 shows a bus that has a potential for threshold violations, a problem that may not have been found until late in the project. By simply expanding the bus we can identify the problem for further parametric analysis with a scope that is seamlessly integrated with the logic analyzer.



Figure 5. Identify problem signals quickly by viewing eye diagrams across all buses and signals simultaneously.

Verify signal integrity by quickly identifying problem signals

In addition, Agilent offers tight integration between our logic analyzers and scopes to help you quickly track down problems. The View Scope feature, included standard with our logic analyzers, provides seamless integration of time-correlated scope waveforms into the logic analyzer's waveform display to simplify viewing and analysis. The Agilent View Scope application is the industry's only solution that integrates scope and logic analyzer measurements using off-the-shelf BNC and LAN cables.

View Scope allows you to:

- Quickly get to your first measurement regardless of which supported Agilent oscilloscope you connect to.
- Instantly validate the logic and timing relationships between analog and digital views of your design. Oscilloscope and logic analyzer waveforms are integrated into a single logic analyzer waveform display.
- Save time and gain confidence in measurement results that are automatically de-skewed.
- Debug from either the analog or digital domain with the flexibility to trigger the oscilloscope from the logic analyzer (or vice versa).
- Precisely relate information on the oscilloscope's display to the corresponding point in time on the logic analyzer display with tracking markers. The oscilloscope's time markers automatically track adjustments of the logic analyzer's global markers.



Figure 6. View Scope integrates time-correlated oscilloscope and logic analyzer waveforms into a single waveform display.

Get the full power of a vector signal analyzer for digital baseband, IF and RF signals

Wireless design teams are quickly moving to architectures that eliminate the traditional measurement spots for analog RF signals. The need to reduce pin count for lower cost, enable interoperability of devices from different vendors, and maximize battery life for wireless devices is driving the baseband to RF-IC interface to digital. Agilent is uniquely positioned to address this measurement challenge through the tight integration of our industry leading logic analyzers and 89600 vector signal analyzer capabilities.

A logic analyzer is the obvious choice for measuring digital buses. Since the 1's and 0's that a logic analyzer captures tend to be foreign to wireless designers. Agilent developed the B4602A signal extractor software to guickly extract I and Q information from acquired digital baseband data. The I and Q data is then imported into Agilent's 89600 vector signal analysis application allowing teams to view the information in the traditional formats required to validate and optimize wireless designs. For the first time, digitized transmit and receive signals found on data buses between the baseband and RF blocks of digital radio applications can be analyzed in the time, frequency, and modulation domains just as if they were in full analog form. This allows an unprecedented view into circuit behavior at the digital interface between the baseband and RF integrated circuits. The result is a powerful digital vector signal analysis measurement system that delivers precise, accurate modulation measurements on the digitized communication signals found in today's DSP- (digital signal processor) based radio transceivers used in cell phones, base stations, satellite and military communications systems, and radar applications.

In addition to the full capability of the Agilent 16800 and 16900 Series logic analyzers, for digital measurements, the Digital VSA solutions provide:

- A unified user interface within the logic analyzer that allows baseband and RF teams to share the same measurements and more easily solve cross-domain problems.
- Analysis of the digital baseband or digital IF signal in a variety of different formats, including Scalar baseband, Scalar IF, complex I and Q, Magnitude and Phase, and Phase Only.
- Flexible demodulations that measure carrier offset, error vector magnitude (EVM) and frequency error for QPSK, QAM, GSM, EDGE, WiMAX, W-CDMA and others.
- Multiple display formats, including phase vs. time, frequency vs. time, and spectrogram, for rapid insight into complex signal behavior.

Get the full power of a vector signal analyzer for digital baseband, IF and RF signals

These unique capabilities extend the capture and analysis power of Agilent's logic analyzers by providing advanced tools for making modulation quality measurements on a variety of digital communication signals from software defined radios to systems with a DigRF v3 interface. You get greater insight into true circuit functionality, enabling you to quickly identify design flaws and accurately characterize circuit performance.

Agilent supports a wide range of over-air standards and continues to add support on a regular basis. Contact your Agilent sales representative for a complete list or to discuss support for your next wireless design.

For more detailed information on this topic, including videos, data sheets and application notes, go to www.agilent.com/find/dvsa or www.agilent.com/find/digrf.



Figure 7. Perform in-depth time, frequency, and modulation domain analysis on your digital baseband and IF signals. Agilent's 89600 vector signal analysis software provides flexible tools for making quality RF and modulation measurements on digital communication signals.

Customize your logic analyzer to provide unique insight into your design

Whether you're viewing shallow traces across a few signals or deep traces over hundreds of signals, you need to find your unique problems quickly. You often spend hours turning low-level measurement data into meaningful insight related to your system's operation. Maybe you even write your own application software to perform these tasks. Agilent can save up to weeks of development time and eliminate errors caused by manual data interpretation with our suite of logic analyzer application software.

- B4610A Data Import Package Use the logic analyzer displays (waveform, listing, packet viewer) to view data obtained from tools other than a logic analyzer.
- B4606A and B4607A Advanced Customization Environment Tailor your logic analyzer interface with a wide range of control, analysis and display capabilities specific to your measurement application. Create integrated dialogs, graphical displays and analysis functions to quickly manipulate measurement data into a format that provides custom measurements.
- B4601C Serial to Parallel Analysis Package This general purpose software enables easy viewing and analysis of serial data in a parallel format, thereby eliminating the tedious task of sifting through thousands of serial bits in long vertical columns of captured 1's and 0's.
- B4630A MATLAB® Connectivity and Analysis Package Make an easy connection to MATLAB and transfer your logic analyzer measurement data for processing. Display the results on the logic analyzer in an XY scattergram chart.

In addition, Agilent and our partners offer an extensive range of bus and processor analysis probes that deliver non-intrusive, full-speed, real-time analysis to accelerate your debugging process for most standard devices and buses.



Figure 8. Customize your data view with the Filter/Colorize tool and Agilent's exclusive VBA view.

Find the cause of elusive problems with the industry's deepest acquisition memory depth

Complex architectures and bus protocols make your debugging job increasingly challenging. Split transactions, multiple outstanding transactions, pipelining, out-of-order execution, and deep FIFOs all mean that the flow of data related to a problem can be distributed over thousands if not millions of bus cycles. The frequency with which a problem occurs can also vary from once every bus cycle to once in several days. Once you capture the problem you need as much data as possible to narrow in on the cause of your problem.

Deep memory lets you observe a device's activity over a longer time span. Longer time captures mean acquisition of more information surrounding the events of interest, and this in turn enables more insightful analysis. Capturing longer time spans is also important for serial signals that are increasingly used in today's designs. Deep memory increases your chances of finding elusive problems where the symptom and root cause are widely separated in time or where you need to see all of the events leading up to an elusive crash.

You can capture even more time with features like advanced triggering and store qualification that allow you to specify what gets stored in memory. This allows you to use your available acquisition memory more efficiently, rather than filling it with unwanted activity such as wait loops.

Once captured, you need to quickly turn large amounts of low-level measurement data into meaningful insight related to your system. Agilent's hardware-assisted memory management provides responsive display updates, search, rescaling and scrolling to help find information and answers quickly.

Since you can't always anticipate how much memory depth you will need, Agilent provides the industry's deepest acquisition memory with up to 512 M samples and allows you to purchase the memory depth you need today and upgrade as your needs evolve.



Figure 9. Find elusive cause and effect problems separated in time by using deep memory.

Superior performance for the latest high-speed designs

You still might need to upgrade your logic analyzer for performance reasons. As processor and bus speeds increase, you need a logic analyzer that not only keeps pace but provides you the headroom for future needs. Agilent offers a wide range of portable and modular systems with the state/timing speeds, channels and memory depth for the simplest to most demanding debug needs.

Agilent logic analyzers provide:

- 4 GHz timing zoom with 64 K deep memory
- Up to 1.2 GHz timing with 512 M deep memory
- Up to 1.5 Gb/s state speed
- Up to 1066 Mb/s data rates
- · From 256 K up to 256 M (512 M in half-channel timing) memory depths
- Up to 9,782 channels
- · Support for single-ended and differential signals

Making logic analyzer measurements as simply as possible with enhanced usability and use models

When you're debugging a design, you need to focus on solving your problems – not on struggling with using the instrument. That's the thinking behind the 16800 and 16900 Series logic analyzers. These instruments work intuitively, so you can resolve critical design problems without having to become a logic analyzer expert. The key to getting answers fast is to make accurate measurements fast. The automated threshold and sample position setup feature has you capturing your signals with the highest accuracy in seconds.

The straightforward triggering capabilities help you quickly narrow in on the root cause of an elusive problem so you can debug and validate your design more quickly.

a. Simple Trigger – Set the trigger according to how you think about your target signals. Use standard events, such as rising edge, falling edge, glitch or pattern to define a trigger event. These events are accessible via an easy pull-down menu without leaving the waveform display. You can set the trigger for an event on the basis of activity on one or more buses or signals. Simply select the patterns, edge or levels for the signals that apply.



Figure 10. Define a single trigger event as a combination of levels, edges, patterns or glitches across multiple signals and buses.

Making logic analyzer measurements as simply as possible with enhanced usability and use models b. Quick Trigger – Simply draw a box around the questionable event in the current trace and select Set Quick Trigger to see if it occurs again. You don't have to spend time defining the trigger. The logic analyzer does the work for you.



Figure 11. Create a trigger by simply drawing a box around an event in the current trace.

c. Advanced Trigger – Customize a trigger for your specific situation. You can use modifiable trigger functions as individual trigger events or as building blocks for complex scenarios. Icons provide a graphical representation for each trigger function. Simply drag-and-drop an icon into the trigger sequence. To fully define the trace event, fill in the blanks with values or select standard options from the pull down menu.

Making logic analyzer measurements as simply as possible with enhanced usability and use models



Figure 12. Customize a trigger to specify the sequence of events leading up to a trigger event.

Experience the ease-of-use first hand, download the logic analyzer application software from www.agilent.com/find/la-sw-download or view the videos at www.agilent.com/find/logicdemos.

Ease-of-use also means that the logic analyzer fits with your work style and lab environment. Whether you work alone at a bench or with team members distributed around the world, the 16800 and 16900 Series logic analyzers provide multiple use models that easily integrate into your debug environment. Use models include:

- · Working at your bench
- · Working offline to analyze captured traces or set up a new measurement
- · Controlling and monitoring the logic analyzer from a remote location
- · Running automated tests
- · Offloading data for custom analysis
- · Sharing results and setups easily, anywhere in the world
- Combining individual logic analyzers to expand measurement capability

Ensure measurement accuracy with complete and reliable probing

The single most important decision you make about your logic analyzer configuration isn't the logic analyzer's acquisition capabilities – it's the logic analyzer's probing. If your probing connection is intermittent or if the probing accessories you use limit the signal bandwidth, your logic analyzer may not be getting the information it needs to properly represent signal activity. Even if you determine that you don't need to upgrade your logic analyzer, you need to consider the latest available probing options to ensure you get the best measurement possible. Probing is critical to high-performance acquisition and Agilent's state of the art probing technology ensures you don't have any worries with high-speed signals.

The advantages of Agilent's latest probing innovation, soft touch connectorless probes, include:

- · Provides quick, easy connection
- · Reduces board cost and shortens the design cycle by eliminating a connector
- Eliminates the capacitive loading of a connector yielding the lowest loading (less than 0.7 pF), highest performance (>2.5 Gbit/s rate) logic analyzer probing option available
- Reliable contact even for contaminated or uneven board surfaces using a pliable micro-spring pin design with four-point crown tip
- Flow through signal routing streamlines design flow and maintains differential pair spacing to ensure constant differential mode impedance and virtually eliminate stubs
- Acquire high-speed single-ended or differential signals without impacting the performance of your circuit, while providing an accurate representation of your signal
- · Browse multiple signals by pressing the probe against the target device
- · Compatible with all board finishes, including lead free

Intermittent or faulty probe connections compound your debug problems, causing you to spend your time debugging your probes instead of your circuit. Avoid costly and complex solutions that require gold plating and handling stiffeners, keep-out area on the back of the board, multi-step cleaning processes or complex setups to hold your probes in place. Agilent's soft touch connectorless probes are the latest innovations in probing technology that provide rugged, reliable, high-bandwidth connections.

Ensure measurement accuracy with complete and reliable probing

You also may need to measure signals that are physically far apart or that are located where a probe connector hasn't been designed in. Make sure you have probes and accessories available that allow you to probe a signal no matter where it resides on the board – at an IC pin, trace, pad, via...even internally in an FPGA. Agilent's wide probe selection minimizes the keep-out area while maximizing the number of signals you can probe in a small area. Agilent gives you flexibility by offering a wide variety of probing options that ensure you have the right probe for the job.



Figure 13. Soft touch connectorless probes provide a powerful combination of easy, reliable connection with high performance.



Figure 14. Use Agilent's high-performance flying-lead probes when you need the most flexibility in probing.

Ensure measurement accuracy with complete and reliable probing

Figure 15. Use flying lead accessories to...



...probe a pin of a QFP package

> ...quickly browse from signal to signal



...probe surface mount resistors

Obtain added value and investment protection from a long list of standard features

Upgrading to a 16800 or 16900 Series logic analyzer also provides the following capabilities standard:

- Large 15 inch (38.1 cm) color display a viewing area that allows you to see more data. Viewing relationships between large numbers of signals and buses helps you identify a problem sooner.
- Built-in pattern generator When you need to start testing before your system is complete, an integrated pattern generator lets you reduce risk early and verify operation across a variety of test conditions. Digital stimulus patterns let you emulate missing components or inject faults to see how your system responds...at full speed or by stepping through individual states. Three models of the 16800 Series portable logic analyzers include a 48-channel pattern generator standard, and a 48-channel pattern generator module is available as an option for the 16900 series modular logic analysis system.
- Source code correlation Correlate your logic analyzer trace to the high-level source code that produced it to give you a software view into your system's behavior.
- Headroom for your future needs Easily upgrade your logic analyzer memory depth or state speed. Purchase the capability you need now then upgrade as your needs evolve. No hardware changes or returns are required.
- Optional removeable hard drive for use in secure environments.
- Fast system performance with 3 GHz CPU, six USB 2.0 ports (two front and four rear), and Gbit LAN.
- **Open Windows® platform** add any additional analysis tools you may need directly on your logic analyzer.

Conclusion

From our HP test and measurement foundation, Agilent's leadership in logic analysis spans four decades. Beginning with the invention of the logic analyzer in the 1970's, Agilent consistently delivers high-value products that keep pace with your latest designs and set the standard of price-performance and ease of use in the logic analysis market.

Agilent's latest generation of logic analyzers, the 16800 Series portables and 16900 Series modular systems, have evolved to provide expanded measurement capability and use models traditionally not associated with a logic analyzer. These new measurement and analysis tools provide you faster insight and increased productivity, allowing you to stay on top of industry trends and get to market faster.

Web site

For the most up-to-date and complete application and product information, please visit our product web site at **www.agilent.com/find/logic**.



🔁 Agilent Email Updates

www.agilent.com/find/emailupdates Get the latest information on the products and applications you select.

🕣 Agilent Direct

www.agilent.com/find/agilentdirect Quickly choose and use your test equipment solutions with confidence.



www.agilent.com/find/open

Agilent Open simplifies the process of connecting and programming test systems to help engineers design, validate and manufacture electronic products. Agilent offers open connectivity for a broad range of system-ready instruments, open industry software, PC-standard I/O and global support, which are combined to more easily integrate test system development.



www.lxistandard.org

LXI is the LAN-based successor to GPIB, providing faster, more efficient connectivity. Agilent is a founding member of the LXI consortium.

MATLAB[®] is a U.S. registered trademark of The MathWorks, Inc.

Windows[®] is a U.S. registered trademark of Microsoft Corporation.

PCI Express[®] is a registered trademark of PCI-SIG.

www.agilent.com/find/logic

Remove all doubt

Our repair and calibration services will get your equipment back to you, performing like new, when promised. You will get full value out of your Agilent equipment throughout its lifetime. Your equipment will be serviced by Agilent-trained technicians using the latest factory calibration procedures, automated repair diagnostics and genuine parts. You will always have the utmost confidence in your measurements.

Agilent offers a wide range of additional expert test and measurement services for your equipment, including initial start-up assistance onsite education and training, as well as design, system integration, and project management.

For more information on repair and calibration services, go to

www.agilent.com/find/removealldoubt

www.agilent.com

For more information on Agilent Technologies' products, applications or services, please contact your local Agilent office. The complete list is available at:

www.agilent.com/find/contactus

Phone

| Americas | | | | |
|-----------------------------------|-------------------------|--|--|--|
| Canada | (877) 894-4414 | | | |
| Latin America | 305 269 7500 | | | |
| United States | (800) 829-4444 | | | |
| Asia Pacific | | | | |
| Australia | 1 800 629 485 | | | |
| China | 800 810 0189 | | | |
| Hong Kong | 800 938 693 | | | |
| India | 1 800 112 929 | | | |
| Japan | 81 426 56 7832 | | | |
| Korea | 080 769 0800 | | | |
| Malaysia | 1 800 888 848 | | | |
| Singapore | 1 800 375 8100 | | | |
| Taiwan | 0800 047 866 | | | |
| Thailand | 1 800 226 008 | | | |
| Europe | | | | |
| Austria | 0820 87 44 11 | | | |
| Belgium | 32 (0) 2 404 93 40 | | | |
| Denmark | 45 70 13 15 15 | | | |
| Finland | 358 (0) 10 855 2100 | | | |
| France | 0825 010 700 | | | |
| Germany | 01805 24 6333* | | | |
| | *0.14€/minute | | | |
| Ireland | 1890 924 204 | | | |
| Italy | 39 02 92 60 8484 | | | |
| Netherlands | 31 (0) 20 547 2111 | | | |
| Spain | 34 (91) 631 3300 | | | |
| Sweden | 0200-88 22 55 | | | |
| Switzerland | (French) | | | |
| | 44 (21) 8113811 (Opt 2) | | | |
| Switzerland | (German) | | | |
| | 0800 80 53 53 (Opt 1) | | | |
| United Kingdom 44 (0) 7004 666666 | | | | |
| Other European cou | intries: | | | |
| www.agilent.com/find/contactus | | | | |
| Revised: March 23, 2007 | | | | |
| | | | | |

Product specifications and descriptions in this document subject to change without notice.

© Agilent Technologies, Inc. 2007 Printed in USA, June 22, 2007 5989-7028EN

