

# How To Generate Real World Signals With the HP 8110A

## **Product Note 8110A**



"Digital Design and Test Solutions from HP"

## **Table of Contents**

HINTS

Application	Page
1. Getting Started	2
2. Hints	4
3. Dual Clock GBIT Chip Test	12
4 Flash Memory Cell Endurance and Performance Test	15
5. Development of New AIRINC Bus	20
6. Magneto Optical Disk Drive Research	23
7. Simulating Noise Signals for Tolerance Testing	27
8 . Simulation of Distorted Video Signals	32
9. Radar Distance Test to Airborne Planes	35





## Getting Started with the HP 8110A

## A. Front panel tour



- 1. Move the parameter cursor using the **CURSOR** keys. The selected parameter is shown in the Modify Window at the right side of the display. Use the **SHIFT CURSOR** keys to select a DIGIT or increment/decrement a DIGIT in the Modify Window.
- 2. Modify the parameter/menu selection in the Modify Window using the MODIFY knob.
- 3. Select a parameter screen using the Softkeys and **MORE**. Use **SHIFT MORE** or press a softkey twice to toggle from the text display to the graphical display, when available.
- 4. Use the **DATA ENTRY** keys to type a value directly into the Modify Window or select a commonly used parameter quickly using the **SHIFT** functions above the keys.
- 5. Use a plug-in **MEMORY CARD** to store and recall instrument settings or update firmware. You can also store/recall instrument settings to/from memory locations 1 -9 in the instrument's nonvolatile memory by using the **STORE/RECALL** keys.



## **B.** Parameter keys

All of the parameters and settings which control the HP 8110A are available on one of up to eight parameter screens. The parameter screens group together parameters which are most likely to be used together.



TRG-MODE	The overall operating modes of the instrument - triggering, pulse types, period and triggering sources.
TIMING	All the pulse timing-parameters for Outputs 1 and 2.
LEVELS	All the pulse voltage or current levels and impedances for Outputs 1 and 2.

- **PATTERN** 4096 bit pattern data (for each channel output and STROBE OUT).

## Press the MORE key to view the next level

LIMITS	S TRG-LEVEL MEMCARD CONFIG
LIMITS	Voltage and current limits (for both outputs if installed).
TRG-LEVEL	EXT INPUT, STROBE OUT, Trigger OUT and CLK IN levels and impedances.
MEMCARD	Memory card operations.
CONFIG	General instrument configuration- HP-IB address, deskew (if installed) and parameter grouping.



1. Before you set up any application, we recommend that you recall the standard parameters to always begin from the same settings by pressing: RECALL ON/OFF1

	RECALL	
SHIFT	STORE	0

2. To identify what modules (81103A, 81106A, 81107A) are installed in your HP 8110A mainframe, what the serial numbers are, or what revision of the firmware is installed:



- 3. If you get a flashing **W** (Warning) or flashing **E** (Error) at the bottom of the HP 8110A screen, press HELP to see a short explanation of the current Warning/Error message.
- 4. If there are no flashing Warnings or Errors, press the key at anytime to get information about the currently highlighted parameter. This information includes such things as a short description, range specifications, and/or the SCPI programming command.



## 5. If the HP 81106A PLL/External Clock Module is installed:

HNTS ar and

A. The TRIGGER menu includes the choices

**Pulse-Period: internal PLL** for higher period accuracy and lower jitter, and **Pulse-Period: external CLK-IN** for the period to be synchronized to the rising or falling edge of an external input signal to the PLL REF/CLK IN rear BNC input connector.

CONTINUOUS PULSES S Pulse-Period: internal PLL	ingle-Pulses at Out1 Single Pulses at Out2	MODIFY int Osc * int PLL CLK-IN
TRG-MODE TIMING	; LEVELS	PATTERN

B. The TIMING menu's **Freq/Per** displays 4 digits of resolution if the **Pulse-Period: internal PLL** is selected on the TRIGGER menu.



6. Toggle the menu softkey (TIMING, LEVELS, or PATTERN) to display the <u>graphical</u> or <u>textual</u> version of that menu on the HP 8110A.



5



7. If you cannot enter the requested voltage, check to see if you have the correct Source and Load impedances selected on the LEVELS menu.



8. If you are using the internal channel addition, **Added at Output 1** selected on the LEVELS menu, then please be aware that the edge rates of the signal from channel 2 will slow down when added internally.

In the scope picture to the right, the first pulse is from channel 2 and the second pulse is from channel 1.

If this is a problem, then choose **Separate Outputs** and add the two outputs <u>externally</u> to maintain the originally selected edge rates from channel 2.

In the scope picture to the right, the top waveform is from channel 1 and the bottom waveform is from channel 2.

See typical specifications in the data sheet for details.







## **Separate Outputs**



## 9. If you aren't getting the correct HP 8110A output signals displayed on the scope:

A. Are <u>all</u> of the parameter selections shown in the setup step pictures <u>completely duplicated</u> on your HP 8110A menu displays?



B. Have you turned <u>ON</u> the Output(s) from the LEVELS or TIMING menu?



If the Output is ON, the green light next to the front panel BNC connector will also be ON.

C. Is the scope input impedance set to 50  $\Omega$  DC? Or if you don't have that selection on your scope, do you have a 50  $\Omega$  Ohm feedthrough connector at the input to the scope?



50Ω Feed Through Termination DC - 300 MHz VSWR Max. 1,1

D. Are you triggering the scope from the HP 8110A's Strobe Output Channel?





## 10. An easy step-by-step way to enter patterns in the PATTERN menu:

A.	Press the	PATTERN	softkey and use the cursor (arrow)	keys to
	move arour	nd the menu a MODIFY	and highlight <b>UPDATE.</b>	
	Then use th	ne 🔘	knob and select * Upd Cont to m	nake sure the pattern is
	updated to	the outputs o	ontinuously (realtime).	
	UPDATE		Addr 4 Last 8	= ADDR
	CH1 CH2 BOTH		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Upd Once *Upd Cont
	TRG-MO	DE	TIMING	PATTERN
				· · · · · ·

B. Highlight the <u>value</u> to the right of **Last** to set the length of your desired pattern between

2 and 4096 bits. You can enter the length using the Data Entry keys (1ENTER 4 ) MODIFY or the knob. UPDATE Last 14 Addr 4  $\square$ = ADDR CH1 0 1 0 1 0 1 0 0 0 1 CH2 0 0 0 0 1 1 1 1 0 0 14 вотн 3 2 3 2 1 0 1 0 0 0 STRB 1 0 0 0 0 0 0 0 0 0 TRG-MODE LEVELS PATTERN TIMING

8

- HINTS
- C. Use the cursor keys to highlight the bit in the CH1 row positioned

•

directly underneath the **Addr** value. Notice this bit is outlined by a box.

Use the	knob to change	the active (boxed) bit	to <b>Addr 1</b> .
UPDATE CH1 CH2 BOTH STRB	Addr 1 1 0 1 0 1 1 1 1 3 2 3 2 1 0 0 0	Last 14 D 1 0 1 1 0 0 0 2 1 0 1 D 0 0 0	0 to Reset 1 to Set + Toggle . RZ/NRZ
TRG-MODE	TIMING	LEVELS	PATTERN

D. Now you are ready to begin entering your pattern in CH1.

Press Data Entry key	1	or	0	Notice after entering a 1 or 0 the active
----------------------	---	----	---	---

bit moves to the next consecutive address. For example, with a 14 bit pattern,

begin at CH1 Addr1 and enter:	10110111011110
-------------------------------	----------------

Experiment with the +/- key to toggle a bit; in this case the active bit does <u>not</u> move.

UPDATE	Addr 14	Last 14	
CH1	0 1 1 1 1 0		
CH2	0 0 0 0 0 0		0 to Reset
вотн	0 1 1 1 1 0		1 to Set + Toggle
STRB	1 0 0 0 0 0		. RZ/NRZ
TRG-MODE	TIMING	LEVELS	PATTERN



E. Toggle the **PATTERN** softkey to see the resulting signal of 4 pulses

with growing pulse widths.

	Ir 6 Last 14	=ADDR
CH1	┦┻┦└──┤	
CH2 <u>1 0 1 1 0</u>		1 to Set
BOTH		+ Toggle
STRB		. RZ/NRZ
TRG-MODE	IMING LEVELS	PATTERN

If you see 10 pulses of equal pulse widths you are in the RZ display mode.

Toggle the [ . ] key while in the <u>graphical</u> **PATTERN** menu to see what the

waveform will look like in either the RZ (Return-to-Zero) format or NRZ

(Not-Return-to-Zero) format.

Note: This decimal key does <u>not</u> physically change the format at the output.

Only the TRG-MODE menu selections **RZ-Pulses at Out1(2)** and

NRZ-Pulses at Out1(2) actively change the format of the pattern at the output(s).

UPDATE CH1 CH2 BOTH STRB	Addr 6 Last 14	0 to Reset 1 to Set + Toggle . RZ/NRZ
TRG-MODE	TIMING	LS PATTERN



## 11. If you wish to save the HP 54542A scope waveforms you capture on your display to a 3.5" disk:



- E. exit the menu
- F. Press another key (for example a channel key 1
- G. Capture the waveforms you want on the screen and then press
- Print

).

- H. The following messages will be displayed as it is storing to the disk:
  - "formatting image"
  - "printing image to disk"
  - "screen image stored to file HINTS01.TIF"

Note: Each time you print it will increment the filename since auto increment is enabled.

#### **Dual Clock GBIT Chip Test**

**Industry/Application Area:** Semiconductor Test Clocks and Digital Communication Clocks.



#### **Overview:**

Many customers need the ability to generate more than one clock signal simultaneously and at multiple frequencies. The HP 8110A is a perfect fit for functional test of the GBit Chip in the dual clock mode. Using the HP 8110A's pattern capability it is easy to create the necessary clock signals, one at 40 MHz and the other at 10 MHz. With their additional clock requirement of 0.1% frequency accuracy, the HP 81106A is a necessary module addition; without this module the frequency accuracy is a standard  $0.5\% \pm 100$  ps. By varying the frequency, duty cycle (pulse width as a % of period), and delay of the dual clocks, the HP 8110A can also be used to characterize timing margins of the chip, e.g. maximum toggle frequency, minimum and maximum duty cycle, and maximum clock-to-clock skew before failure.

#### Timing Diagram of HP 8110A Dual Clock Signals:



12



## Setting up the HP 8110A:

**1.** Select NRZ-PULSES at OUT 1& 2 in the TRG-MODE menu.

CONTINUOUS PATTERN of			
	MODIFI		
	RZ		
Pulse-Period: internal Osc	^NRZ		
TRG-MODE TIN	/ING	LEVELS	PATTERN

2. Set up the following bit pattern in the PATTERN menu.

UPDATE	Addr 4 Last 8	
CH1		0 to Reset
вотн	3 2 3 2 1 0 1 0	1 to Set + Toggle
STRB	1 0 0 0 0 0 0 0	. RZ/NRZ
TRG-MODE	TIMING	PATTERN

3. Press the PATTERN key again to view the pulses.

CH1 CH2		0 to Reset
вотн	3 2 3 2 1 0 1 0	1 to Set + Toggle
STRB		. RZ/NRZ
rg-mode	TIMING	PATTERN





4. Set the period to 12.5 ns. The period is the duration of a single data bit when in the PATTERN mode.



5. Go to the LEVELS Menu to set the appropriate clock output voltages.



6. Here is the HP 54542A Scope display of the two different frequency clock signals generated by the HP 8110A.





## Flash Memory Cell Endurance and Performance Test

Write / Erase Pulses

#### **Industry/Application Area:**

IC Manufacturers, Computer Manufacturers/R&D, Reliability, Production

#### **Overview:**

Flash EEPROMs potentially replace EPROMs, EEPROMs, floppies and hard disks because of their lower cost. To make the F-EEPROM a commercial proposition, they need to be sufficiently fast and have a long life span. However, the faster the operation and the more the program/erase cycle is performed, the less distinct thresholds become. Consequently, pulse-width/threshold and operating-cycles/threshold measurements are vital in flash memory test.



#### Block diagram of test set-up



#### Memory Cell Life



### Measurement Task:

- 1. Reduce the pulse width necessary for adequate distinction between write and erase thresholds (i.e. improve operating speed).
- 2. Characterize number of operations before "fatigue" causes thresholds to merge.

*NOTE*: The 8110As bipolar 3-level signals go up to 14 V for a symmetrical signal from 50-ohm into 50-ohm. Although not necessary in this system, two 8114As could be used to provide these signals if higher voltages are needed. We understand some flash memories need unipolar signals in excess of 20 V; again, the 8114A could solve these situations.

#### Setting up the HP 8110A Gate Signal (Master box): 1. Select SINGLE-PULSES AT OUT 1 & 2 using the MODIFY knob in the TRG-MODE menu.

	CONTINUOUS PULSES		
	Single-Pulses at Out1 Single-Pulses at Out2	*PulseStrm Burst	
Pulse-Period: internal C	Pattern		
TRG-MODE	TIMING	PATTERN	

2. Set the HIGH and LOW levels, add the two channels together, then complement channel 2 and set the source impedence to 500 ohms



in the LEVELS Menu.

3. If the deskew module, HP 81107A is not installed, add delay to both channels to compensate for the prop delay between the master and slave boxes. Then add another 300ns of delay to channel 2 to position the negative going Erase pulse.





## 4. If the deskew module is installed, the prop delay can be compensated for in the CONFIG menu.



**5.** Here is the HP 54542A display of the Write and Erase pulses generated by the HP 8110A.





Setting up the HP 8110A Drain and Source signals (Slave box):

1. Set up the second box to be triggered by a signal at the external input.

TRIGGERED PULSES	
Single-Pulses at Out1 Single-Pulses at Out2	Continuous *Triggered Gated Ext-Width
TRG-MODE TIMING LEVELS	PATTERN

**2**. Set up the Drain and Source signals equivalent in width to their respective Write and Erase signals.

1 OFF	Per	off 2	
Delay 0.00	ns Delay	300ns	
Width 100	NS Width	100ns	1.00
LeadEdg 10.0	ns LeadEdg	10.0ns	115
		10.0115	us
TRG-MODE	TIMING	LEVELS	PATTERN

#### 3. Go to the LEVELS Menu and set the Drain and Source levels.

1 Off	Nor S	mal Nor eparate Output	mal ts	2	
High Low 50 Ωt	+5.00V +0.0mV ο 50.0 Ω	High Low 1K (	h +19.4V γ +0.0m\ Ω into 50.0 Ω	/	50.0 Ω * 1K Ω
TRG-MODE	≡	TIMING	LEVE	LS	PATTERN







## 4. Here is the HP 54542A Scope display of the Drain and Source Pulses generated by the HP 8110A.



#### **Development of New AIRINC Bus**



**Industry/Application Area:** Communications/R&D of Bus and Receiver

#### **Overview:**

The bus requires data packed into two bytes preceded by a header. A peculiarity of the code is that the header consists of double bits that look like NRZ format while the data is in RZ.

How do you simulate this mix? One way is to set up a data generator using two bits for each emulated RZ bit (00=0, 10=1), and four bits for each header bit. Problems: You need twice as many generator bits as real bits, and, the data generator must run twice as fast to keep up with the real data rate!

The 8110A's Add mode gets around this problem elegantly because RZ data is programmed in one channel and NRZ in the other. This way, the full 4-k memory is available for application bits.

Timing Diagram of LAN Stimulus:





## Setting up the HP 8110A:

1. Set Channel 1 for RZ pulses and Channel 2 for NRZ pulses.

CONTINUOUS PATTE	CONTINUOUS PATTERN of			
	RZ-Puls	es at Out1		
	NRZ-Pulses at Out2 ulse-Period: internal Osc			
Pulse-Period: internal Os				
TRG-MODE	TIMING	LEVELS	PATTER	N
· ·	1		1 1	

#### 2. Set up the bit pattern as shown below.

UPDATE	Addr 5 Last 9		
CH1 CH2 BOTH STRB	0   0   0   1   1   0   1   1     1   0   1   0   0   0   0   0   0     2   0   2   0   1   1   0   1   1     1   0   0   0   0   0   0   0   0		0 to Reset 1 to Set + Toggle . RZ/NRZ
TRG-MODE	TIMING	LEVELS	PATTERN

3. Press the PATTERN Menu key again to view the waveforms.

UPDATE Addr 5 Last 9   CH1 Image: CH2   BOTH 2 0 2 1 1 0 1 1   STRB Image: CH2 </th <th>0 to Reset 1 to Set + Toggle . RZ/NRZ</th>	0 to Reset 1 to Set + Toggle . RZ/NRZ
TRG-MODE TIMING LEVELS	PATTERN



4. Now go to the LEVELS Menu to add the channels together.



5. Set the frequency of the header and data to 50 MHz.



6. Here is the HP 54542A Scope display of the header and data generated by the HP 8110A.



### Magneto-Optical Disk Drive Research



#### Industry/Application Area:

Computers/Research of CD Rom (Magneto-Optical Disk) Technology

#### **Overview:**

The customer is trying to write and erase a bit pattern to an MO (magneto-optical) disk by pulsing a laser at different write and erase voltages and pulse widths. The customer wants to experiment with writing and erasing over the same spot on the disc per every disk revolution. "Writing" places a "1" on the disk; this orients the magnetic fields at that spot (position) in a specific direction. "Erasing" places a "0" on the disk and orients the magnetic fields in the opposite direction. By creating the write pattern on one channel and the erase pattern on a second channel, it is easy to independently vary the voltage levels and pulse widths and then combine them into one pulse pattern at Output 1 via channel addition.

#### Timing Diagram of Write and Erase Bit Pattern:





The MO disk is rotated by a motor which runs at 30 Hz. Because the motor may speed up or slow down at any given time, the biggest problem is in finding the exact same spot on the disk to write or erase over. The critical requirement is therefore extremely accurate and



repeatable edge placement of the pattern with respect to the position on the disk per disk revolution. An encoder is attached to the motor to provide a clock signal which is synchronized to the rotation speed of the motor. This clock signal is fed into the HP 8110A to maintain position repeatability on the disk from revolution to revolution. The external clock signal is multiplied up from 30 Hz to 30 MHz in order to run at the same frequency as the desired write/erase data rate to the disk. The HP 81106A PLL/Ext. Clock module is required in this mode, since it adds the External Clock Input capability to the generator. As seen in the timing diagram above, two sychronized encoder pulses are required to trigger the pattern to begin and clock each bit of the pattern.

## Setting up the HP 8110A:

**1.** Set the WRITE voltage levels on channel 1 and the ERASE levels on channel 2. Then using the MODIFY knob select the outputs to be ADDED AT OUTPUT 1.





#### 2 . Select CONTINUOUS PATTERN of and RZ-PULSES AT OUTPUT 1 & 2 using the MODIFY knob in the TRG-MODE menu.

CONTINUOUS PATTE	ERN of		
	RZ-Pulse	s at Out1	
	RZ-Pulses	s at Out2	* RZ
Pulse-Period: internal O	SC		NRZ
TRG-MODE	TIMING	LEVELS	PATTERN

3. Set the WRITE, ERASE and DELAY values in the TIMING menu.

	1 Off	Pe	r 33.3ns		2	
	Delay	10.0ns	Delay	0.00ns		
	Width	10.0ns	Width	20.0ns		20.0
	LeadEdg	2.00ns	LeadEdg	2.00ns		20.0
	TrailEd	2.00ns	TrailEd	2.00ns		ns
_	TRG-MODE		TIMING	LEVELS		PATTERN

UPDATE	Addr 4 Last 9	
CH1	0 1 1 0 1 1 1 0 1	0 to Reset
BOTH	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	1 to Set
STRB	1 0 0 0 0 0 0 0 0	- RZ/NRZ
TRG-MODE	TIMING	PATTERN

4. Set up the following bit pattern in the PATTERN menu.





#### 5. Press the PATTERN key again to view the pulses.

6. Here is the HP 54542A Scope display of the Write and Erase pulses generated by adding the HP 8110A channels together at output 1.





## Simulating Noise Signals for Tolerance Testing

**Industry/Application Area:** Computer/R&D

#### **Overview:**

Computer memory elements, such as flip-flops and memory cells, require a clock pulse (or a write strobe) to change the device state once the new data has been presented. Noise in the clock signal may be seen as a valid clock by the device or degrade a good clock pulse so the device never sees it.

To insure accuracy and reliability in a design, the designer must minimize noise sources that can cause system failures. However, it is not always cost effective to eliminate all sources of noise, so the designer needs a way to judge the effects of noise on particular circuits. In the past, it has been difficult to simulate noise in a way that is stable and repeatable (so that the noise effects could be judged objectively).

#### Simulated Noise Spikes:







## Setting up the HP8110A for a negative noise spike:

## 1. Using the MODIFY knob select PATTERN mode in the TRG-MODE menu.

CONTINUOUS PA	TTERN of		
	NRZ-Puls NRZ-Pulse	es at Out1 es at Out2	PulseStrm Burst
Pulse-Period: internal	Osc		*Pattern
TRG-MODE	TIMING	LEVELS	PATTERN

## 2. Then select RZ-PULSES AT OUT 1 & 2.

CONTINUOUS PAT	TERN of		
	RZ-Pulse	es at Out1	
	RZ-Pulse	s at Out2	* RZ
Pulse-Period: internal	Dsc		NRZ
TRG-MODE	TIMING	LEVELS	PATTERN

**3.** Now go to the LEVELS Menu, COMPLEMENT Channel 2 and add the channels together.

	Normal	Complmnt			
1 Off	Added	at Output 1		2	
High Low 48 Ω into	+2.50V +0.0mV 50.0 Ω	High Low	+0.0mV -800mV		Seperate *Added
TRG-MODE	TIMING		LEVELS		PATTERN





1 Off	Per	33.3ns		2	
Delay	0.00ns	Delay	0.00ns		
Width	20.0ns	Width	5.00ns		5 00
LeadEdg	5.00ns	LeadEdg	2.00ns		0.00
TrailEd	5.00ns	TrailEd	2.00ns		ns
TRG-MODE		TIMING	LEVELS		PATTERN

### 4. Set all of the parameters as shown below in the TIMING menu.

## 5. Set up the following pattern in the PATTERN menu.

UPDATE CH1 CH2 BOTH	Addr     5     Last     10       1     0     1     0     1     0       1     0     0     0     0     0     0       2     0     1     0     1     0     1     0	= ADDR 0 to Reset 1 to Set
STRB		+ Toggle . RZ/NRZ
TRG-MODE	TIMING	PATTERN

6. Press the PATTERN Menu key again to view the waveforms.

UPDATE CH1 CH2 BOTH STRB	Addr 5 La	ast 10   	0 to Reset 1 to Set + Toggle . RZ/NRZ
TRG-MODE	TIMING	LEVELS	PATTERN





7. Go to the TIMING menu and adjust channel 2 delay to position the negative noise spike.



8. Here is the HP 54542A Scope display of the negative noise spike on channel 2 added to the positive pulses on channel 1 from the HP 8110A.







Setting up the HP 8110A for a positive noise spike:

**1.** Change the levels as shown below and make sure they are still added together in the LEVELS menu.

1 OFF Added at Output 1 2 MODIFY   High +2.50V High +1.00V Seperate   Low +0.0mV Low +0.0mV Added			Norm	nal	Normal			
High +2.50V High +1.00V   Low +0.0mV Low +0.0mV   48 Ω into 50.0 Ω TIMING LEVELS PATTERN	1	OFF		Added a	at Output 1		2	MODIFY
	H Lo 48	ligh .ow ·8 Ω into	+2.50V +0.0mV 50.0 Ω		High Low	+1.00V +0.0mV		Seperate *Added
	TRG-M	MODE		TIMING		LEVELS		PATTERN

2. Go to the TIMING menu and set channel 2 delay to 30.0 ns.



**3.** Here is the HP 54542A Scope display of the positive noise spike generated from the HP 8110A.





**Simulation of Distorted Video Signals** 

#### Industry/Application Area:



#### **Overview:**

Several data communication companies develop interfaces between LCOs (Local Clock Oscillators) and Video/TV/Computers for overhead projection units. It is very important for them to stay up-to-date with the rapidly changing video interfaces in computers, and to have test equipment that can simulate these different interfaces, (such as 1024X768 pixels and HDTV interfaces). These interfaces vary from 33 MHz to 80 MHz.

A critical indicator of the quality of their design is it's sensitivity to distorted video signals, (both in amplitude and frequency jitter).

#### **Timing Diagram of Horizontal Sync Jitter:**

	Ideal H-Sync
	Distorted H-Sync edge displaced
(created with the channe	l addition and pattern capability of the HP 8110A)
Channel A	
Channel B	

#### Setting up the HP 8110A :

1. Select NRZ Pulses in the TRG-MODE menu using the MODIFY knob.

	NRZ-Pulse	s at Out1	
	NRZ-Pulse	s at Out2	RZ
Pulse-Period: internal Os	C		*NRZ
TRG-MODE	TIMING	LEVELS	PATTERN





## 2.Set up the bit pattern as shown below in the PATTERN menu.

UPDATE CH1 CH2 BOTH STRB	Addr 5 Last 8 1 0 1 0 0 0 1 0 0 0 0 0 1 0 0 0 1 0 1 0 2 0 1 0 1 0 0 0 0 0 0 0	to Reset to Set + Toggle - RZ/NRZ
TRG-MODE	TIMING	PATTERN

#### 3. Press the PATTERN key again to view the waveforms.



#### 4. Go to the LEVELS Menu to add the channels together.







## 5. Vary channel 2 DELAY to jitter the pulse.

Delay0.00nsDelay5.00nsWidthWidthLeadEdg2.00nsLeadEdg2.00nsTrailEd2.00nsTrailEd2.00nsTRG-MODETIMINGLEVELSPATTERN	1 Off	Per	20.0ns		2	
WidthWidth5.00LeadEdg2.00nsLeadEdg2.00nsnsTrailEd2.00nsTrailEd2.00nsNSTRG-MODETIMINGLEVELSPATTERN	Delay	0.00ns	Delay	5.00ns		
LeadEdg TrailEd2.00nsD.000TrailEd2.00nsTrailEdTRG-MODETIMINGLEVELS	Width		Width			5 00
TrailEd2.00nsNSTRG-MODETIMINGLEVELSPATTERN	LeadEdg	2.00ns	LeadEdg	2.00ns		0.00
TRG-MODE TIMING LEVELS PATTERN	TrailEd	2.00ns	TrailEd	2.00ns		ns
	TRG-MODE		TIMING	LEVELS		PATTERN

6. Here is the HP 54542A Scope display of the "jittering" pulse generated by the HP 8110A.







#### **Radar Distance Test to Airborne Planes**

**Industry/Application Area:** Aerospace/Radar Communications

#### **Overview:**

A trigger pulse train of double pulses is sent from the control tower's radar system to an airborne plane. The plane responds with a standard signature signal which is sent back to the control tower. This occurs up to 450 times per second. The control tower receives the signal, recognizes its signature, and then analyzes the delay to determine the distance of the airborne plane from the control tower. The FAA (USA's Federal Aviation Administration) requires the radar system to be tested on a regular basis. An HP 8110A can be used to simulate the signature signal by using it in pattern mode and can also simulate varying distances from the control tower by varying the delay from the external trigger signal to the start of the output signal. Due to the legal safety requirements, it is critical to have very accurate edge placement of the pulses in the signature signal. The edge placement accuracy is improved 50 times by adding the HP 81106A module.



#### Timing Diagram of Standard FAA Output Signal:





## Setting up the HP 8110A:

1. Select RZ-PULSES AT OUT 1 in the TRG-MODE menu.

CONTINUOUS PAT	FERN of		
	*RZ		
Pulse-Period: internal (	NRZ		
TRG-MODE	TIMING	LEVELS	PATTERN

2. Then go to the TIMING menu and set the PERIOD and pulse WIDTH specified in the timing diagram

1 OFF	Pe	r 1.45us	OFF	2	
Delay	0.00ns	Delay	0.00ns		
Width	450ns	Width	100ns		1 4 5
LeadEdg	2.00ns	LeadEdg	2.00ns		
TrailEd	2.00ns	TrailEd	2.00ns		us
TRG-MODE	=	TIMING	LEVELS	3	PATTERN

36





3. In order to get the 2.0 ms delay we need to add leading zeros to the 18 bit pattern (the HP 8110A will not allow us to ask for more than 1.37 us delay). With the RZ pulses set at 1.45 us period we need 1,379 leading zeros. That will give us 1,999.55us of delay. To get these leading zeros go to the PATTERN menu. Set the last address to be 1397 (1,379 + 18 bit pattern) then select FILL 0, ENTER.

		La	st	13	397	,						
CH1 0	0 0	0	0	0	0	0	0	0	0	0	0	<b>V FENTER</b>
CH2 0	0 0	0	0	0	0	0	0	0	0	0	0	* Fill 0
BOTH 0	0 0	0	0	0	0	0	0	0	0	0	0	Invert
STRB 1	1 0	0	0	0	0	0	0	0	0	0	0	First Bit
TRG-MODE	Т	IMI	INC	3						L	EVELS	PATTERN
												•

**4.** Now starting at address 1379 set the 18 bit pattern of the radar signal. Note: The pattern is consecutive "1"s from address 1379 to 1394.

UPDATE	Addr 1391 Last 1397	
CH1	1 1 1 1 <mark>1</mark> 1 1 1 1 0 0 1	
CH2	0 0 0 0 0 0 0 0 0 0 0 0	0 to Reset
вотн	1 1 1 1 1 1 1 1 0 0 1	1 to Set
STRB	1 0 0 0 0 0 0 0 0 0 0 0	+ loggle . RZ/NRZ
TRG-MODE	TIMING	PATTERN





**5.** Finally, go to the LEVELS Menu to set up the voltages and select SEPARATE OUTPUTS.



6. Here is the HP 54542A Scope display of the last 14 pulses of the FAA Signature Output Signal generated by the HP 8110A.

